Multiplex communications – Communication techniques for information carried in plural... – Assembly or disassembly of messages having address headers
Reexamination Certificate
1998-06-15
2002-09-03
Chin, Wellington (Department: 2665)
Multiplex communications
Communication techniques for information carried in plural...
Assembly or disassembly of messages having address headers
C370S257000, C370S389000, C370S395430, C710S065000, C710S074000, C710S307000, C710S315000
Reexamination Certificate
active
06445718
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to a digital serial interface circuit, more particularly relates to a serial interface circuit connected to a storage apparatus such as an HDD (hard disk drive), DVD (digital versatile disk)-ROM, CD (compact disk)-ROM, and tape streamer.
2. Description of the Related Art
In recent years, as an interface for transfer of multi-media data, the IEEE (The Institute of Electrical and Electronic Engineers) 1394 high performance serial bus for realizing high speed data transfer and real time transfer has become the standard.
In the data transfer by this IEEE 1394 serial interface, the transfer operation carried out in a network is referred to as a “sub-action”. Two sub-actions are prescribed.
One is an asynchronous transfer mode for making conventional requests, requesting acknowledgment, and confirming reception, while the other is an isochronous transfer mode in which the data is always sent from a certain node one time in 125 &mgr;s.
In this way, the data at an IEEE 1394 serial interface having the two transfer modes is transferred in units of packets. In the IEEE 1394 standard, however, the smallest unit of data which is handled is a quadlet (=4 bytes=32 bits).
In the IEEE 1394 standard, usually the computer data is transferred by using the asynchronous transfer mode as shown in
FIGS. 4A and 4B
.
The asynchronous transfer mode, as shown in
FIG. 4A
, includes three transition states, that is, arbitration (arb) for securing the bus, packet transmission for transferring the data, and acknowledgment (ack).
The packet transmission is executed by the format as shown in FIG.
4
B.
A first quadlet of the transfer packet is comprised of a destination ID region of
16
bits, a transaction label (t
1
) region of 6 bits, a retry code (rt) region of 2 bits, a transaction code (tcode) region of 4 bits, and a priority (pri) region of 4 bits.
The destination ID region indicates a bus no. and a node no. of this node, while the priority region indicates a priority level.
A second quadlet and a third quadlet are comprised by a source ID region of 16 bits and a destination offset region of 48 bits.
The source ID region indicates the node ID which sent the packet, while the destination offset region is comprised by a region of continuous highs and lows and indicates an address of an address space of the destination node.
A fourth quadlet is comprised by a data length region of 16 bits and an extended transaction code (extended tcode) region of 16 bits.
The data length region indicates the number of bytes of the received packet, while the extended tcode region is a region indicating an actual lock action carried out by the data of this packet where the tcode indicates a lock transaction.
A header CRC region added to the quadlet before the data field region is an error detection code of the packet header.
Further, the data CRC region added to the quadlet after the data region (data field) is the error detection code of the data field.
As explained above, in the usual transfer of computer data carried out in the asynchronous transfer mode, SBP-2 (Serial Bus Protocol-2) is used as the protocol.
According to this protocol, when data is transferred from a storage device, that is, a target, to a host computer, that is, an initiator, the transfer is carried out by writing the data from the storage device to a memory of the host computer. When data is transferred from the host computer to the target, the transfer is carried out by the storage device reading the data of the memory of the host computer.
However, no processing circuit system has yet been established for controlling a so-called “transaction layer” for converting the large volume of data to be stored in the storage device or read from the storage device into packets of the IEEE 1394 standard for transmission and reception.
SUMMARY OF THE INVENTION
An object of the present invention is to provide a serial interface circuit capable of converting a large volume of data into packets based on a predetermined standard for transmission and reception and of performing smooth transmission and reception processing.
To attain the above object, according to a first aspect of the present invention, there is provided a serial interface circuit for performing transmission and reception of an asynchronous packet between its own node and another node connected to its own node via a serial interface bus, comprising a storage means, a transmission packet generation circuit for generating a request packet containing a size of data to be transferred when transferring the data of the other node to its own node, a comparison means for comparing the size of data requested by the request packet and remaining amount of the storage means, and a data processing circuit which, when the result of the comparison of the comparison means is that the remaining amount of the storage means is larger than the requested size of data, transmits the request packet to the serial interface bus and which, when receiving a response packet with respect to the request packet from the other node, stores at least a data portion of the response packet in the storage means.
According to a second aspect of the present invention, there is provided a serial interface circuit for performing transmission and reception of an asynchronous packet between its own node and another node connected to its own node via a serial interface bus, comprising a first storage means, a second storage means, a transmission packet generation circuit for generating a request packet containing a size of data to be transferred and storing the same in the first storage means when transferring the data of the other node to its own node, a comparison means for comparing the size of data requested by the request packet and remaining amount of the second storage means, and a data processing circuit which, when the result of the comparison of the comparison means is that the remaining amount of the second storage means is larger than the requested size of data, transmits the request packet to the serial interface bus and which, when receiving a response packet with respect to the request packet from the other node, stores at least a data portion of the response packet in the second storage means.
According to a third aspect of the present invention, there is provided a serial interface circuit for performing transmission and reception of an asynchronous packet between its own node and another node connected to its own node via a serial interface bus, comprising a storage means, a transmission packet generation circuit for generating a request packet containing a size of data to be transferred when transferring the data of the other node to its own node, a maximum size calculating circuit for obtaining a maximum size of data which can be requested by the request packet, a comparison means for comparing the maximum size of data obtained by the maximum size calculating circuit and remaining amount of the storage means, and a data processing circuit which, when the result of the comparison of the comparison means is that the remaining amount of the storage means is larger than the maximum size of data, transmits the request packet to the serial interface bus and which, when receiving a response packet with respect to the request packet from the other node, stores at least the data portion of the response packet in the storage means.
According to a fourth aspect of the present invention, there is provided a serial interface circuit for performing transmission and reception of an asynchronous packet between its own node and another node connected to its own node via a serial interface bus, comprising a first storage means, a second storage means, a transmission packet generation circuit for generating a request packet containing a size of data to be transferred and storing the same in the first storage means when transferring the data of the other node to its own node, a maximum size calculating circuit for obtaining a maximum size of d
Chin Wellington
Phan M.
Snid Dennis M.
LandOfFree
Serial interface circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Serial interface circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Serial interface circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2832614