Static information storage and retrieval – Floating gate – Particular connection
Patent
1999-05-25
2000-05-02
Phan, Trong
Static information storage and retrieval
Floating gate
Particular connection
36518518, 36518529, 36518533, G11C 1604
Patent
active
060580453
ABSTRACT:
A scalable flash memory cell structure and method of manufacture is disclosed that improves data retention, increases capacitive coupling and speed of operation, and improves reliability among other advantages. The flash cell according to the present invention limits the tunnel oxide to a window having dimensions at the minimum feature size located over the drain side of the transistor. The tunnel oxide window is separated from the field oxide and has no edges abutting field oxide.
REFERENCES:
patent: 4894402 (1990-01-01), Hsia et al.
patent: 4924119 (1990-05-01), Lee
patent: 5008721 (1991-04-01), Gill et al.
patent: 5216270 (1993-06-01), Kaya et al.
patent: 5460991 (1995-10-01), Hong
patent: 5666307 (1997-09-01), Chang
patent: 5734609 (1998-03-01), Choi et al.
patent: 5838616 (1998-11-01), Randazzo
patent: 5898616 (1999-04-01), Ono
patent: 5909392 (1999-06-01), Chang et al.
patent: 5978267 (1999-11-01), Chen et al.
"Semiconductor Memories," Betty Price, Texas Instruments USA, 2.sup.nd Ed., 1983, 1991, John Wiley & Sons, Chichester, New York, Brisbane, Toronto, Singapore, pp. 586-604.
"A 3.3 V 32 Mb NAND Flash Memory with Incremental Step Pulse Programming Scheme," Suh et al., IEEE Journal of Solid-State Circuits, vol. 30, No. 11, Nov. 1995, pp. 1149-1156.
"A 35 ns Cycle Time 3.3 V Only 32 Mb NAND Flash EEPROM," Iwata et al., IEEE Journal of Solid-State Circuits, vol. 30, No. 11, Nov. 1995, pp. 1157-1162.
"Advanced Salicided EECMOS Technology for Complex PLDS," Advanced Micro Devices, USA, The 14.sup.th Annual IEEE Nonvolatile Semiconductor Memory Workshop, Monterey, CA Aug. 13-16, 1995.
"Process Technology and Device Built in Reliability in NOR Virtual Ground (NYG.TM.) Flash Memories," National Semiconductor, U.S.A., The 14.sup.th Annual IEEE Nonvolatile Semiconductor Memory Workshop, Monterey, CA Aug. 13-16, 1995.
"High Density `AND` Cell Technology for 32Mbit Flash Memory," Hitachi, Japan/Mitsubishi, Japan, The 14.sup.th Annual IEEE Nonvolatile Semiconductor Memory Workshop, Monterey, CA Aug. 13-16, 1995.
"Effective In-Process Plasma Damage Screening of Tunnel Oxide for Nonvolatile Memory Applications," Motorola, U.S.A., The 14.sup.th Annual IEEE Nonvolatile Semiconductor Memory Workshop, Monterey, CA Aug. 13-16, 1995.
"Sidewall Sealing Effects on Flash EEPROM," SGS-Thomson, Italy, The 14.sup.th Annual IEEE Nonvolatile Semiconductor Memory Workshop, Monterey, CA Aug. 13-16, 1995.
Azalea Microelectronics
Phan Trong
LandOfFree
Serial flash memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Serial flash memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Serial flash memory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1599123