Serial data link using decision feedback equalization

Details Serial data link using decision feedback equalization Serial data link using decision feedback equalization

2004-11-01

2008-10-21

Ghayour, Mohammad (Department: 2611)

Pulse or digital communications

Equalizers

C375S233000, C375S296000, C375S316000, C375S348000, C375S346000, C455S063100, C455S114200, C455S296000

Reexamination Certificate

active

07440497

ABSTRACT:
A multi-phase adaptive decision feedback equalizer minimizes post-cursor inter-symbol interference in a current data bit based on values of subsequent data bits in a data communication system. In one form, the receiver includes a plurality of modules each having a respective adaptive decision feedback equalizer. A processor responsive to output signals from each of the plurality of modules generates a plurality of coefficient values. The adaptive decision feedback equalizer has a plurality of taps receiving a respective output signal from one of the modules and a respective coefficient value to generate a respective correction signal. The correction signals are summed with the data signal and processed to recover the data. Pre-calculation of coefficients permits rapid selection of data. Multi-phase operation permits higher data frequencies.

REFERENCES:
patent: 5519727 (1996-05-01), Okanoue et al.
patent: 5594756 (1997-01-01), Sakurai et al.
patent: 5946351 (1999-08-01), Ariyavisitakul et al.
patent: 6317495 (2001-11-01), Gaikwad et al.
patent: 6324220 (2001-11-01), Sellars
patent: 6538451 (2003-03-01), Galli et al.
patent: 6782043 (2004-08-01), Dehghan et al.
patent: 7050517 (2006-05-01), Sallaway et al.
patent: 2001/0043647 (2001-11-01), Belge
patent: 2001/0043650 (2001-11-01), Sommore et al.
patent: 2002/0008777 (2002-01-01), Ovadia et al.
patent: 2003/0058959 (2003-03-01), Rafie et al.
patent: 2003/0108096 (2003-06-01), Steinbach
“A 0.13- μm CMOS 5-Gb/s 10-meter 28AWG cable transceiver with no-feedback-loop continuous-time post-equalizer” by Youshiharu Kudoh, Muneo Fukaishi, and Masayuki Mizuno,Symposium on VLSI Circuits Digest of Technical Papers, 2002.
“A 1.0625 Gbps transceiver with 2X-oversampling and transmit signal pre-emphasis”, bu Alan Fiedler, Ross Mactaggart, James Welch, and Shoba Krishnan,ISSCC, vol. XL, pp. 238, Feb. 1997.
“A 5Gb/s 0.25 μm CMOS Jitter-tolerant variable-interval over-sampling clock/Data recovery circuit”, by Sang-Hyun Lee Moon-Sang Hwang et al.,ISSCC, vol. XLV, pp. 256, Feb. 2002.
“A 4.8-6.4 Gbps Serial Link for Back-plane Applications using Decision Feedback Equalization” by Vishnu Balan et al.,IEEE Custom Integrated Circuits Conference, 2004.

Affiliated with

Also associated with

Rating

Serial data link using decision feedback equalization does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Serial data link using decision feedback equalization, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Serial data link using decision feedback equalization will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3996517