Excavating
Patent
1990-03-15
1992-07-14
Baker, Stephen M.
Excavating
371 683, G01R 3128
Patent
active
051309890
ABSTRACT:
A method for testing a systolic array in which a plurality of sequential registers is each connected to the rest by an intervening logic component. Each register includes a plurality of memory elements. Each register can be enabled to act as a latch register whereby digital data is loaded into an output therefrom in parallel or as a shift register whereby digital data is shifted sequentially in each register from one memory element to the next adjacent memory element. A test vector consisting of a preselected string of digital data is shifted in parallel into each of the registers. The test vector in each register is loaded into the associated logic component which operates on the vector and stores the data in the next adjacent register. The resulting data is serially clocked from each register onto unique bus nodes and examined in parallel to determine whether or not the expected result was obtained.
REFERENCES:
patent: 4513418 (1985-04-01), Bardell, Jr. et al.
patent: 4698588 (1987-10-01), Hwang et al.
patent: 4996691 (1991-02-01), Wilcox et al.
Eichelberger, E. et al., "A Logic Design Structure for LSI Testability", Proceedings, 14th Design Automation Conference, 1977, pp. 462-468.
Anderson Daryl E.
Jaarsma Neal C.
Lanham Ralph H.
Baker Stephen M.
Hewlett--Packard Company
LandOfFree
Serial and parallel scan technique for improved testing of systo does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Serial and parallel scan technique for improved testing of systo, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Serial and parallel scan technique for improved testing of systo will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-341605