Serial analog video processor for charge coupled device imagers

Details Serial analog video processor for charge coupled device imagers Serial analog video processor for charge coupled device imagers

1981-07-06

1983-03-29

Richardson, Robert L.

Facsimile and static presentation processing

Facsimile

Recording apparatus

358160, H04N 514, H04N 314, H04N 520

Patent

active

043785719

ABSTRACT:
A circuit for stitching and balancing the outputs of two CCD arrays is described. The field of view of a high resolution CCD raster input scanner can be doubled by using a CCD array for each half of the scan. Then the CCD output analog pulses must be stitched together, the dc level equalized and restored to a common value, and the gains adjusted to match the video levels from the two CCD devices. The circuit described herein accomplishes these functions at high data rates and at low cost by stitching the video, eliminating the hold step produced by the sample-and-hold circuit, and adjusting the gains, all at the low voltage levels at which the CCD output signals were originally produced, before amplifying the resultant stitched video to a higher voltage level and converting to digital form.

REFERENCES:
patent: 3598908 (1971-08-01), Poulett
patent: 4038690 (1977-07-01), Hoagland
patent: 4225883 (1980-09-01), Van Atta et al.

Affiliated with

Also associated with

Rating

Serial analog video processor for charge coupled device imagers does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Serial analog video processor for charge coupled device imagers, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Serial analog video processor for charge coupled device imagers will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1205839