Serdes auto calibration and load balancing

Details Serdes auto calibration and load balancing Serdes auto calibration and load balancing

2005-01-31

2009-08-04

Ahn, Sam K (Department: 2611)

Pulse or digital communications

Transmitters

Antinoise or distortion

Reexamination Certificate

active

07570708

ABSTRACT:
The present invention is used to automatically calibrate a SERDES device by utilizing information provided in the eye diagram of the received signal. In particular, the invention mitigates the components of determininistic jitter, such as ISI and frequency distortion. To achieve this goal, the invention enables the receive side of the SERDES to evaluate the quality of the eye received using a cost function. The invention calculates the cost function associated with the received data and then uses this information to effect an auto calibration of the SERDES device.

REFERENCES:
patent: 7099382 (2006-08-01), Aronson et al.
patent: 2005/0281343 (2005-12-01), Hsu et al.
patent: 2007/0031153 (2007-02-01), Aronson et al.
Pease et al. Prictical Measurement of Timing Jitter Contributed by a Clock-and-Data Recovery Circuit 2005 IEEE, p. 119-126.

Affiliated with

Also associated with

Rating

Serdes auto calibration and load balancing does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Serdes auto calibration and load balancing, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Serdes auto calibration and load balancing will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4100487