Sequential pipelined processing for the compression and decompre

Details Sequential pipelined processing for the compression and decompre Sequential pipelined processing for the compression and decompre

1992-06-04

1995-09-12

Bowler, Alyssa H.

395250, G06F 1300

Patent

active

054505992

ABSTRACT:
A sequential process-pipeline has a first processing stage (30) coupled to a CODEC (24) through a plurality of buffers, including an image data input buffer (28), an image data output buffer (26), and an address buffer (34). The image data input buffer stores, for each block of image data, control information for controlling the processing of an associated block of image data. The address buffer stores addresses, each of which identifies an initial address of a block of addresses within an image memory (22). A local controller (18) is responsive to the writing of an address into the address buffer to read the control information for a block to be processed, and to initiate the operation of the CODEC, in accordance with the read-out information, to execute a Discrete Cosine Transformation Process and a Discrete Cosine Transformation Quantization Process.

REFERENCES:
patent: 4376588 (1983-03-01), Moeller
patent: 4480314 (1984-10-01), McKelley, Jr. et al.
patent: 4646075 (1987-02-01), Andrews et al.
patent: 4823201 (1989-04-01), Simon et al.
patent: 4843632 (1989-06-01), Lee et al.
patent: 4897717 (1990-01-01), Hamilton et al.
patent: 4928247 (1990-05-01), Doyle et al.
patent: 4949280 (1990-08-01), Littlefield
patent: 4949301 (1990-08-01), Joshi et al.
patent: 4984076 (1991-01-01), Watanabe et al.
patent: 4985766 (1991-01-01), Morrison et al.
patent: 4987530 (1991-01-01), Wagner et al.
patent: 5007100 (1991-04-01), D'Aoust et al.
patent: 5008951 (1991-04-01), Koshi
patent: 5014198 (1991-05-01), Umemera
patent: 5020115 (1991-05-01), Black
patent: 5046080 (1991-09-01), Lee et al.
patent: 5148529 (1992-09-01), Ueda et al.
patent: 5185599 (1993-02-01), Doornink et al.
L64740 DCT Quantization Processor (DCTQ) Preliminary Sep. 1990 (LSI Logic).
L64730 Discrete Cosine Transform Processor Preliminary Jul. 1990 (LSI Logic).

Affiliated with

Also associated with

Rating

Sequential pipelined processing for the compression and decompre does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Sequential pipelined processing for the compression and decompre, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Sequential pipelined processing for the compression and decompre will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-414196