Data processing: structural design – modeling – simulation – and em – Simulating electronic device or electrical system – Circuit simulation
Reexamination Certificate
2006-10-10
2006-10-10
Phan, Thai (Department: 2128)
Data processing: structural design, modeling, simulation, and em
Simulating electronic device or electrical system
Circuit simulation
C703S017000, C716S030000, C716S030000, C716S030000
Reexamination Certificate
active
07120569
ABSTRACT:
The invention is a sequential machine for solving boolean satisfiability (SAT) problems for functions of n variables and m clauses in linear time with complexity O(m), independent of the number of variables in the function. With current hardware technology, a value of n=32 variables can be achieved. The machine can serve as a basic building block to develop faster SAT solvers.
REFERENCES:
patent: 5276897 (1994-01-01), Stalmarck
patent: 5831996 (1998-11-01), Abramovici et al.
patent: 6389374 (2002-05-01), Jain et al.
patent: 2004/0210860 (2004-10-01), Ganai et al.
Abramovici, M. and Saab, D., “Satisfiability on Reconfigurable Hardware”, in 7th International Workshop on Field Programmable Logic and Applications (1997).
Cook, S., “The complexity of theorem proving procedures”, Proceedings of the 3rd Annual ACM Symposium on the Theory of Computation (1971) 151-158.
Zhong, P., Martonosi, M., Ashar, P., and Malik, S., .
LandOfFree
Sequential machine for solving boolean satisfiability (SAT)... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Sequential machine for solving boolean satisfiability (SAT)..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Sequential machine for solving boolean satisfiability (SAT)... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3653835