Electrical transmission or interconnection systems – Nonlinear reactor systems – Parametrons
Patent
1984-03-12
1987-06-23
Anagnos, Larry N.
Electrical transmission or interconnection systems
Nonlinear reactor systems
Parametrons
307454, 307272R, 307272A, 307289, H03K 19086, H03K 1920, H03K 3037, H03K 3289
Patent
active
046755535
ABSTRACT:
Sequential logic circuits are implemented with inverter function logic gates. In each circuit, level shifted transistor means are utilized in place of the standard reference transistors found in ECL gate circuits so that the complement of at least one of the input signals may be included in the logical operation performed by the sequential logic circuit. The complementary clock signal is thus not required as a separate input. Sequential logic functions thus implemented have fewer gates, less complex clock drivers, consume less power and have shorter propagation delay.
REFERENCES:
patent: 3467839 (1969-09-01), Miller
patent: 4145623 (1979-03-01), Doucette
patent: 4276488 (1981-06-01), Benedict et al.
patent: 4349753 (1982-09-01), Scavuzzo
patent: 4399377 (1983-08-01), Jones
patent: 4513283 (1985-04-01), Leininger
patent: 4532440 (1985-07-01), Barre
patent: 4540900 (1985-09-01), Early et al.
Blumberg et al, "High-Speed Glitchless Cascade Latch with Set"; IBM-TDB; vol. 18, No. 5, pp. 1415-1416; 10/1975.
De Clue Larry W.
Price John E.
Amdahl Corporation
Anagnos Larry N.
LandOfFree
Sequential logic circuits implemented with inverter function log does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Sequential logic circuits implemented with inverter function log, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Sequential logic circuits implemented with inverter function log will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-723491