Sequential access memory

Details Sequential access memory Sequential access memory

1995-09-15

1997-03-18

Nelms, David C.

Static information storage and retrieval

Addressing

Sequential

365240, 365233, G11C 800

Patent

active

056129262

ABSTRACT:
In an FIFO memory, a word line pointer (4) sequentially specifies word lines (8) in accordance with the first clock signal (CLK1) outputted from a clock generator (3). When the last pointer (5) outputs a last line access signal (PAS3) indicating that the last word line (8E) has been accessed, a control flag generator (2) detects that the last address has been accessed on the basis of the last line access signal (PAS3) and a clock signal (COS) in synchronization with the first clock (CLK1) and outputs a clock control signal (CCNT) in accordance with a timing of the detection. The clock generator 3 stops counting a reference clock signal (CLK0) in response to the clock control signal (CCNT). Thus, the access to a memory cell array of the FIFO memory is stopped in accordance with the number of effective pixels of inputted video signals, and thereby reduction in memory capacity and in power consumption can be achieved.

REFERENCES:
patent: 4961169 (1990-10-01), Matsumura et al.
patent: 5345419 (1994-09-01), Fenstermaker et al.
patent: 5444660 (1995-08-01), Yamanaka et al.

Affiliated with

Also associated with

Rating

Sequential access memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Sequential access memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Sequential access memory will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1711194