Boots – shoes – and leggings
Patent
1983-01-17
1987-05-05
Thomas, James D.
Boots, shoes, and leggings
364132, 364138, G06F 1500, G06F 1300
Patent
active
046637303
DESCRIPTION:
BRIEF SUMMARY
BACKGROUND OF THE INVENTION
This invention relates to improvements in a sequence controller which executes sequence processing under the control of a built-in processor and, more particularly, to a sequence controller which, in carrying out sequence processing in accordance with data transferred from another processor, is capable of executing predetermined sequence processing without being affected by the transfer of data.
Conventional sequence controllers, previously constructed of individual items of hardware such as relay circuits, are now being replaced by sequence controllers of the programmable type fashioned around a processor. A sequence controller is operable to control a system by executing prescribed sequence processing in response to directions from a main control unit, the latter also employing a processor.
For example, in a numerical control system for controlling, e.g., a machine tool or a robot, a sequence controller of the type which has an internal numerical control device (referred to as an NC hereinafter) has been developed in which an NC and a sequence controller are each provided with a processor and integrated into one unit. In a system of this kind, the sequence controller has a memory for storing a sequence program for the execution of sequence processing in accordance with M, S and T function instructions transmitted by the NC and is adapted to execute the prescribed sequence processing upon receiving these M, S and T function instructions. The system employs a so-called repetitive operation method wherein the receipt of transferred data and the execution of sequence processing are carried out repeatedly.
If processing could be executed without the sequence controller's own built-in processor and the main processor of the NC being aware of each other in the sequence controller of the above-described type, then it would be possible to lighten the burden on each processor and exploit them more effectively. On the other hand, once the sequence controller has started executing sequence processing, halting such processing is undesirable. For this reason, a system has been considered wherein the completion of sequence processing by the sequence controller (referred to as SC hereinafter) is communicated to the processor on the NC side, whereby data is then transferred from the processor on the NC side to the processor on the SC side so that the SC processor may resume sequence processing. This makes it necessary, however, for the processor on the NC side to monitor the completion of processing by the SC processor, thereby increasing the burden on the NC processor and impeding other processing. Another requirement is synchronization of the transferred data on the SC side.
SUMMARY OF THE INVENTION
Accordingly, an object of the present invention is to provide a sequence controller wherein, in the transfer of data from the NC processor to the SC processor in the sequence controller, processing is executed without the two processors directly interacting enabling each processor to be utilized effectively.
According to the present invention, predetermined sequence processing is executed by a built-in processor in a sequence controller in accordance with data transferred periodically from a processor of an NC. The NC processor generates an interrupt signal each time a transfer of data is completed. Upon receipt of the interrupt signal, the processor built in the sequence controller starts the predetermined sequence processing. According to the present invention, data is transferred from the processor on the NC side at a predetermined period that is decided in advance by the expected sequence cycle, so that the NC processor is capable of tranferring data without being affected by any variance in the cycle of the processor built in the sequence controller. Moreover, the rate of transfer of input signals is decided solely by the predetermined period. Furthermore, according to the invention, an interrupt signal is generated at the end of sequence processing upon completion of data transfer, wher
REFERENCES:
patent: 4034354 (1977-07-01), Simmons
patent: 4058711 (1977-11-01), Ondercin et al.
patent: 4118771 (1978-10-01), Pomella et al.
patent: 4212057 (1980-07-01), Devlin et al.
patent: 4215398 (1980-07-01), Buckett et al.
patent: 4215399 (1980-07-01), Pavicu et al.
patent: 4228495 (1980-10-01), Bernhard et al.
patent: 4298928 (1981-11-01), Etoh et al.
patent: 4351023 (1982-09-01), Richer
patent: 4395758 (1983-07-01), Helenius et al.
patent: 4396973 (1983-08-01), Imazeki et al.
patent: 4415965 (1983-11-01), Imazeki et al.
patent: 4459655 (1984-07-01), Willemin
patent: 4470109 (1984-09-01), McNally
International Search Report for PCT/JP82/00183.
English Translation of Abstract of Japanese Patent 56-31103.
Fanuc Ltd.
Lee Thomas
Thomas James D.
LandOfFree
Sequence controller does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Sequence controller, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Sequence controller will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2401990