Active solid-state devices (e.g. – transistors – solid-state diode – Heterojunction device – Bipolar transistor
Patent
1997-05-30
1999-08-17
Williams, Alexander Oscar
Active solid-state devices (e.g., transistors, solid-state diode
Heterojunction device
Bipolar transistor
257580, 257277, 257579, 257728, H01L 27082, H01L 2972, H01L 2970
Patent
active
059397390
ABSTRACT:
The present invention relates to a heterojunction bipolar transistor structure having a device mesa 401 with a collector region 402, a base region 403 and an emitter region 404. An emitter metal layer 405 is connected to a ballast resistor 406 which in turn is connected to an emitter bump 407 by way of the air bridge 408. The thermal bump 409 is connected to the emitter metallization by way of a layer of heat dissipation material 410, preferably silicon nitride. The present structure enables dissipation of heat at the emitter contact as well as a ballast resistor connected to the emitter by way of metallization 405. This arrangement enables the dissipation of joule heat to avoid higher temperature of operation which results increased current at the collector which increases the temperature thereby further increasing the current, as well as provides a ballast resistor to reduce the collector current back to an acceptable value to avoid thermal runaway. The present invention effects the desired result without the creation of a natural resonator by separating the thermal and electrical paths.
REFERENCES:
patent: 3414969 (1968-12-01), Blum et al.
patent: 3918080 (1975-11-01), Kerr
patent: 4689655 (1987-08-01), Sonnenberger
patent: 4800416 (1989-01-01), Musemeci
patent: 5161000 (1992-11-01), Koga
patent: 5252841 (1993-10-01), Wen et al.
patent: 5317176 (1994-05-01), Schaper et al.
patent: 5321279 (1994-06-01), Khatibzadeh et al.
patent: 5349239 (1994-09-01), Sato
patent: 5371405 (1994-12-01), Kagawa
patent: 5373185 (1994-12-01), Sato
patent: 5374844 (1994-12-01), Moyer
patent: 5378922 (1995-01-01), Sovero
patent: 5408124 (1995-04-01), Palara
patent: 5436497 (1995-07-01), Miyauchi et al.
patent: 5444292 (1995-08-01), Imhauser
patent: 5488252 (1996-01-01), Johansson et al.
patent: 5519233 (1996-05-01), Fukasawa
patent: 5532506 (1996-07-01), Tserng
patent: 5612556 (1997-03-01), Malhi et al.
patent: 5616950 (1997-04-01), Liu
patent: 5652693 (1997-07-01), Chou et al.
patent: 5668388 (1997-09-01), Delage et al.
patent: 5684326 (1997-11-01), Johansson et al.
patent: 5696466 (1997-12-01), Li
patent: 5760457 (1998-06-01), Mitsui et al.
Patent Abstracts of Japan, Publication No. 05211279, Publication Date, Aug. 20, 1993, Application Date Nov. 20, 1991, Application No. 03303671.
Patent Abstracts of Japan, Publication No. 07221190, Publication Date, Aug. 18, 1995, Application Date Feb. 7, 1994, Application No. 06013870.
Richard Perko, "Glass Microwave IC Packaging Technology", May 10, 1994, pp. 857-862.
Ping Li, Timothy Boles, A New Technology for Si Microwave Power Transistor Manufacturing, Jun. 1996, pp. 103-106.
Francos William
Schuette June B
The Whitaker Corporation
Williams Alexander Oscar
LandOfFree
Separation of thermal and electrical paths in flip chip ballaste does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Separation of thermal and electrical paths in flip chip ballaste, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Separation of thermal and electrical paths in flip chip ballaste will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-317050