Cryptography – Communication system using cryptography – Time segment interchange
Reexamination Certificate
2007-06-05
2007-06-05
Zand, Kambiz (Department: 2134)
Cryptography
Communication system using cryptography
Time segment interchange
C380S210000, C380S274000, C380S268000
Reexamination Certificate
active
10355676
ABSTRACT:
A separated synchronizing scrambler/descrambler pair that removes the possibility of catastrophic error due to improper transmission of initial condition information without disrupting the OFDM modulation scheme of a system that includes error-correction coding circuitry and replay variation. A transmitting device within the pair includes a first and a second data scrambler wherein the first data scrambler couples to receive the incoming data stream and filters the incoming data stream to provide a first filtered signal using a key signal. The second data scrambler, having an initial condition, couples to receive the first filtered signal and converts it into a scrambled signal using a scrambling seed. The second data scrambler comprises a random series generator for generating the scrambling seed to convert the first filtered signal into a scrambled signal. The scrambled signal is transmitted to the receiving device. A receiving device within the pair includes a first and a second data descrambler coupled together. The first data descrambler, having an initial condition equivalent to that of the second data scrambler, couples to receive the transmitted scrambled input data stream to convert it into a descrambled signal using a descrambling seed equivalent to the scrambling seed. The first data descrambler includes a random series generator for generating the descrambling seed. The second data descrambler couples to receive the descrambled signal and filters it to provide a filtered descrambled signal using a feedforward filter and a key signal. The feedforward filter is structured similar to the feedback filter.
REFERENCES:
patent: 4268720 (1981-05-01), Olberg et al.
patent: 4383322 (1983-05-01), Halpern et al.
patent: 5086470 (1992-02-01), Balance
patent: 5233629 (1993-08-01), Paik et al.
patent: 5321725 (1994-06-01), Paik et al.
patent: 5530959 (1996-06-01), Amrany
patent: 5598228 (1997-01-01), Saitoh
patent: 5663981 (1997-09-01), Takahashi
patent: 5703887 (1997-12-01), Heegard et al.
patent: 5745522 (1998-04-01), Heegard
patent: 5881154 (1999-03-01), Nohara et al.
patent: 6122376 (2000-09-01), Rao
patent: 6160854 (2000-12-01), Heegard et al.
patent: 6385319 (2002-05-01), Nyu
patent: 6952480 (2005-10-01), Martin
“IR Parity Check Codes” Heegard et al, IEEE vol. 48, No. 7, Jul. 2000, pp. 1108-1113.
High Performance Wireless Ethernet, Heegard et al, IEEE Communications Magazine, Nov. 2001, pp. 64-73.
“Self Synchronizing Digital Scramblers”, Arazi, IEEE vol. 25, No. 12, Dec. 1977.
Heegard Chris
Williams Richard G. C.
Brady W. James
Shaw Steven A.
Telecky , Jr. Frederick J.
Texas Instruments Incorporated
Tran Tongoc
LandOfFree
Separate self-synchronizing packet-based scrambler having... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Separate self-synchronizing packet-based scrambler having..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Separate self-synchronizing packet-based scrambler having... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3881145