Miscellaneous active electrical nonlinear devices – circuits – and – Specific signal discriminating without subsequent control – By amplitude
Patent
1994-12-23
1996-09-24
Callahan, Timothy P.
Miscellaneous active electrical nonlinear devices, circuits, and
Specific signal discriminating without subsequent control
By amplitude
327 51, 327 74, 36518521, G01R 1900, G11C 1140
Patent
active
055594557
ABSTRACT:
An integrated circuit is disclosed that includes a sense amplifier having first and second transistors, each of which have a conduction path and a gate electrode. The conduction path of the first and second transistors are electrically coupled in series between a power supply node and an input. The integrated circuit also includes third and fourth transistors each having a conduction path and a gate electrode. The conduction path of the third and fourth transistors are electrically coupled in series between the power supply node and a first reference potential. The gate electrodes of the first and third transistors are electrically coupled to an output node. A fifth transistor has a conduction path electrically coupled between a second reference potential and the output node. The gate electrode is maintained at a voltage that is about two threshold voltage drops below the voltage level of the power supply node. The fifth transistor prevents the output voltage from going above a predetermined level and also improves access time of associated circuitry.
REFERENCES:
patent: Re32401 (1987-04-01), Bellstein, Jr. et al.
patent: 3882467 (1975-05-01), Pricer
patent: 4286178 (1981-08-01), Rao et al.
patent: 4298810 (1981-11-01), Dinger et al.
patent: 4300210 (1981-11-01), Chakravarti et al.
patent: 4301518 (1981-11-01), Klaas
patent: 4791324 (1988-12-01), Hodapp
patent: 4918341 (1990-04-01), Galbraith et al.
patent: 5258669 (1993-11-01), Nakashima
patent: 5272674 (1993-12-01), Pathak et al.
patent: 5293560 (1994-03-01), Harari
patent: 5390147 (1995-02-01), Smarandoiu et al.
A Novel Automatic Erase technique Using an Internal Voltage Generator for 1MBIT Flash EEPROM, Kazuyoshi Shohji et al, 1990 Symposium on VLSI Circuits pp. 99-100.
A Quick Intelligent Program Architecture for 3 V-Only NAND-EEPROMs, Tomoharu Tanak et al, IEEE, 1992 Symposium on VLSI Circuits Digest of Technical Papers, pp. 20-21.
A High-Speed Clamped Bit-Line Current-Mode Sense Amplifier, Travis N. Blalock et al, IEEE Journal of Solid-State Circuits, vol. 26, No. 4, Apr. 1991, pp. 542-548.
a 60ns 16Mb Flash EEPROM with Program and Erase Sequence Controller, Takeshi Nakayama et al, IEEE Journal of Solid State Circuits, vol. 26 No. 11, Nov. 1991, pp. 1600-1604.
Current-Mode Techniques for High-Speed VSLI Circuits with Application to Current Sense Amplifier for CMOS SRAM's, Evert Seevinck et al, IEEE Journal of Solid State Circuits, vol. 26, No. 4, Apr. 1991, pp. 525-536.
An 80ns 1-Mb Flash Memory with On-Chip Erasel Erase-Verify Controller, Koichi Sekj et al, IEEE Journal of Solid-State Circuits, vol. 25, No. 5, Oct. 1990, pp. 1147-1151.
Callahan Timothy P.
Englund Terry L.
Lucent Technologies - Inc.
Smith David L.
LandOfFree
Sense amplifier with overvoltage protection does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Sense amplifier with overvoltage protection, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Sense amplifier with overvoltage protection will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1931441