Sense amplifier timing method and apparatus for peak power reduc

Details Sense amplifier timing method and apparatus for peak power reduc Sense amplifier timing method and apparatus for peak power reduc

1994-09-15

1997-07-01

Auve, Glenn A.

Static information storage and retrieval

Magnetic bubbles

Guide structure

365226, 365227, G11C 1300, G06F 126

Patent

active

056447736

ABSTRACT:
An apparatus and method for enabling multiple sense amps in a burst read memory is described. The sense amps are divided into two sets which are then enabled at slightly different times. The time difference is set so that a maximum power consumption experienced when the sense amps are enabled is reduced significantly, but the effect on the total time needed to read the data is not increased.

REFERENCES:
patent: 3402398 (1968-09-01), Koerner et al.
patent: 3560940 (1971-02-01), Gaensslen
patent: 4587629 (1986-05-01), Dill et al.
patent: 4916671 (1990-04-01), Ichigachi
patent: 5053998 (1991-10-01), Kannan et al.
patent: 5214610 (1993-05-01), Houston
patent: 5323354 (1994-06-01), Matsumoto et al.
patent: 5386394 (1995-01-01), Kawahara et al.
patent: 5418479 (1995-05-01), Sambandan
patent: 5422781 (1995-06-01), DiMarco
patent: 5430683 (1995-07-01), Hardin et al.
Popescu, V., et al., "The Metaflow Architecture," IEEE Micro, pp. 10-13, 63-73 (Jun. 1991).

Affiliated with

Also associated with

Rating

Sense amplifier timing method and apparatus for peak power reduc does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Sense amplifier timing method and apparatus for peak power reduc, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Sense amplifier timing method and apparatus for peak power reduc will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-606630