Miscellaneous active electrical nonlinear devices – circuits – and – Specific signal discriminating without subsequent control – By amplitude
Patent
1992-10-22
1995-01-24
Callahan, Timothy P.
Miscellaneous active electrical nonlinear devices, circuits, and
Specific signal discriminating without subsequent control
By amplitude
36518901, 36518904, 36518905, 365196, 365203, 365205, 365226, 327 57, 327208, 327546, 327530, 326112, G01R 1900, H03K 3284, H03K 301, G11C 700
Patent
active
053845048
ABSTRACT:
Reduced manufacturing costs and wafer size, lower power consumption, and increased operating speed are achieved in memory circuits by providing a novel sense amplifier design that is most sensitive to voltages variations around the source voltage (V.sub.dd). The sense amplifier includes two inverters that are regeneratively cross-coupled through a circuit that is controlled by a system clock. The inverters are powered from the bit lines that couple the sense amplifier to a memory cell. Novel applications of the sense amplifier in memory circuits also are described.
REFERENCES:
patent: 4107556 (1978-08-01), Stewart et al.
patent: 4567578 (1986-01-01), Cohen et al.
patent: 4733112 (1988-03-01), Yamaguchi
patent: 4845676 (1989-07-01), Lohlein et al.
patent: 5030859 (1991-07-01), Ihara
patent: 5031141 (1991-07-01), Guddat et al.
patent: 5130581 (1992-07-01), Oh et al.
patent: 5214610 (1993-05-01), Houston
patent: 5253137 (1993-10-01), Seevinck
patent: 5253203 (1993-10-01), Partovi et al.
patent: 5257236 (1993-10-01), Sharp
patent: 5293515 (1994-03-01), Uchida et al.
Chu, S. T. et al., "A 25-ns Low-Power Full-CMOS 1-Mbit (128K x 8) SRAM," IEEE Journal of Solid-State Circuits, vol. 23, No. 5, Oct. 1988, pp. 1078-1084.
deWerdt, R. et al., "A 1M SRAM With Full CMOS Cells Fabricated In A 0.7 $ mu $M Technology," IEDM, 1987, pp. 532-534.
Nakagome, Y. et al., "A 1.SV Circuit Technology for 64 Mb DRAMs," 1990 Symposium on VLSI Circuits, Honolulu, Jun. 7-9, 1990, pp. 17-18.
Blalock, T. N. et al., "An Experimental 2T Cell RAM With 7 NS Access Time At Low Temperatures," 1990 Symposium on VLSI Circuits, Honolulu, Jun. 7-9, 1990, pp. 13-14.
Sasaki, K. et al., "A 9-ns 1-Mbit CMOS SRAM," IEEE Journal of Solid-State Circuits, vol. 24, No. 5, Oct. 1989, pp. 1219-1225.
Seevinck, E., "A Current Sense-Amplifier For Fast CHMO SRAMs," 1990 Symposium on VLSI Circuits, Honolulu, Jun. 7-9, 1990, pp. 43-44.
Seevinck, E. et al., "Current-Mode Techniques for High-Speed VLSI Circuits With Application To Current Sense Amplifier for CMOS SRAM's," IEEE Journal of Solid-State Circuits, vol. 26, No. 4, Apr. 1991, pp. 525-536.
Dickinson Alexander G.
Hatamian Mehdi
Rao Sailesh K.
Callahan Timothy P.
Phan Trong
LandOfFree
Sense amplifier powered from bit lines and having regeneratively does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Sense amplifier powered from bit lines and having regeneratively, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Sense amplifier powered from bit lines and having regeneratively will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1469986