Electrical computers: arithmetic processing and calculating – Electrical digital calculating computer – Particular function performed
Reexamination Certificate
2006-08-01
2006-08-01
Mai, Tan V. (Department: 2193)
Electrical computers: arithmetic processing and calculating
Electrical digital calculating computer
Particular function performed
C708S712000
Reexamination Certificate
active
07085798
ABSTRACT:
A 64-bit adder implemented in partially depleted silicon on insulator technology and having two levels of lookahead uses a dynamic eight-bit carry module containing a differential pass-gate evaluation tree employing a chain of source followers that feeds a sense amplifier, thereby obtaining benefits from high initial drive, low variation in body voltage, resulting in low variation in history-dependent delay, reduced noise sensitivity and noise-based delay.
REFERENCES:
patent: 5719803 (1998-02-01), Naffziger
patent: 6055557 (2000-04-01), Beck et al.
Matsui et al., “A 200 MHz 13 mm22-D DCT Macrocell Using Sense-Amplifying Pipeline Flip-Flop Scheme”, IEEE Journal of Solid-State Circuits, vol. 29. No. 12, Dec. 1994, pp. 1482-1490.
Lai et al. “Design and Implementation of Differential Cascode Voltage Switch with Pass-Gate (DCVSPG) Logic for High-Performance Digital Systems”, IEEE Journal of Solid-State Circuits, vol. 32. No. 4, Apr. 1997, pp. 563-573.
Grotjohn et al., “Sample-Set Differential Logic (SSDL) for Complex High-Speed VLSI”, IEEE Journal of Solid-State Circuits, vol. Sc-21. No. 2, Apr. 1986, pp. 367-368.
Pong-Fei Lu et al., “Floating-Body Effects in Partially Depleted SOI CMOS Circuits”, IEEE Journal of Solid-State Circuits, vol. 32. No. 8, Aug. 1997, pp. 1241-1253.
Park et al., “470ps 64bit Parallel Binary Adder”, VLSI Circuits Digest of Technical Papers, 2000, pp. 192-193.
Jae-Joon Kim et al., “SOI-Optimized 64-bit High-Speed CMOS Adder Design”, School of Electrical and Computer Engineering, Purdue University, 2002.
Lu, “Implementation of Iterative Networks with CMOS Differential Logic”, IEEE Journal of Solid-State Circuits, vol. 23. No. 4, Aug. 1988, pp. 1013-1017.
Naffziger, “SP22.5: A Sub-Nanosecond 0.5μm 64b Adder Design”, ISSCC96/Session 22/Microprocessing Functional Blocks & Circuits/Paper SP22.5, Feb. 10, 1996.
Chuang Ching-Te K.
Joshi Rajiv V.
Kim Jae-Joon
Roy Kaushik
Harrington & Smith ,LLP
Karra Satheesh K.
LandOfFree
Sense-amp based adder with source follower pass gate... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Sense-amp based adder with source follower pass gate..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Sense-amp based adder with source follower pass gate... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3679327