Semiconductor device manufacturing: process – Packaging or treatment of packaged semiconductor – Making plural separate devices
Reexamination Certificate
2005-01-18
2005-01-18
Tokar, Michael (Department: 2829)
Semiconductor device manufacturing: process
Packaging or treatment of packaged semiconductor
Making plural separate devices
C438S014000, C438S460000, C438S462000
Reexamination Certificate
active
06844218
ABSTRACT:
A method of forming a plurality of integrated circuit die on a semiconductor wafer (30). The method forms a first integrated circuit die (32a) in a first area in a fixed position relative to the semiconductor wafer, by forming at least two devices (42a) in the first area, the at least two devices selected from a group of active and passive devices, and by forming a first metal layer (62) comprising portions connecting to the at least two devices in the first area. The method also forms a second integrated circuit die (32b) in a second area in a fixed position relative to the semiconductor wafer, the second area separated from the first area by a scribe area (34). The formation of the second integrated circuit die comprises the steps of forming at least two devices (42b) in the second area, the at least two devices selected from a group of active and passive devices, and forming the first metal layer to further comprise portions connecting to the at least two devices in the second area. The method also forms the first metal layer to further comprise a portion electrically connecting a portion of the first metal layer in the first area to a portion of the first metal layer in the second area and thereby extending in the scribe area.
REFERENCES:
patent: 5059899 (1991-10-01), Farnworth et al.
patent: 5444366 (1995-08-01), Chiu
patent: 5780161 (1998-07-01), Hsu
patent: 5898186 (1999-04-01), Farnworth et al.
Brady W. James
Geyer Scott B.
Swayze, Jr. W. Daniel
Telecky , Jr. Frederick J.
Texas Instruments Incorporated
LandOfFree
Semiconductor wafer with grouped integrated circuit die... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor wafer with grouped integrated circuit die..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor wafer with grouped integrated circuit die... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3434453