Fishing – trapping – and vermin destroying
Patent
1996-06-03
1998-03-17
Bowers, Jr., Charles L.
Fishing, trapping, and vermin destroying
437238, H01L 21302
Patent
active
057286027
ABSTRACT:
A purge process for an LPCVD TEOS silicon dioxide deposition method uses a series of five purge cycles to allow low-defect wafer processing with less frequent chamber removal and cleaning. The purge process begins by loading dummy wafers into the chamber. Chamber pressure is reduced to below 20 mTorr. A maximal nonreactant gas flow for two minutes is used to dislodge and carry away contaminants such as flakes from silicon dioxide previously deposited on the chamber wall. After the first four of five purge cycles, the method returns to the reduction of chamber pressure, e.g., by maintaining the vacuum on while the gas sources are turned off. After the fifth cycle, the chamber is slowly filled with nitrogen until ambient pressure is reached. Then the dummy wafers are removed. The system is then ready for processing product wafers with reduced particle counts. The purge process is benign in that it only uses equipment and procedures of the type used during product wafer processing. Maintenance involving chamber removal and cleaning is required much less often so that manufacturing throughput is enhanced.
REFERENCES:
patent: 4223048 (1980-09-01), Engle, Jr.
Bellows Craig A.
Vines Landon B.
Acosta Vanessa
Anderson Clifton L.
Bowers Jr. Charles L.
VLSI Technology Inc.
LandOfFree
Semiconductor wafer manufacturing process with high-flow-rate lo does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor wafer manufacturing process with high-flow-rate lo, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor wafer manufacturing process with high-flow-rate lo will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-957131