Semiconductor wafer array with electrically conductive compliant

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

357 81, 357 68, 357 55, 357 76, H01L 2316

Patent

active

049548751

ABSTRACT:
A semiconductor wafer array comprising a plurality of wafers of semiconductor material. Each of the wafers is provided with cone-shaped or pyramid-shaped vias. Inserted in each of the vias is a correspondingly shaped wad of electrically conductive compliant material for forming continuous vertical electrical connections between the wafers in the stack. The base of each wad makes connection to a bonding pad on the surface of a lower wafer as well as to the electrically conductive compliant material in the lower wafer.

REFERENCES:
patent: 2627545 (1953-02-01), Muss et al.
patent: 2734154 (1956-02-01), Pankove
patent: 3197766 (1965-07-01), Stein et al.
patent: 3475660 (1969-10-01), Coblenz
patent: 3561110 (1971-02-01), Feulner et al.
patent: 3648131 (1972-03-01), Stuby
patent: 3769702 (1973-11-01), Scarbrough
patent: 3813773 (1974-06-01), Parks
patent: 3858958 (1975-01-01), Davies
patent: 3867759 (1975-02-01), Siefker
patent: 3904934 (1975-09-01), Martin
patent: 3967162 (1976-06-01), Ceresa et al.
patent: 3999105 (1976-12-01), Archey et al.
patent: 4029375 (1977-06-01), Gabrielian
patent: 4037246 (1977-07-01), Pellant et al.
patent: 4050756 (1977-09-01), Moore
patent: 4129881 (1978-12-01), Reichel et al.
patent: 4295700 (1981-10-01), Sado
patent: 4368106 (1983-01-01), Anthony
patent: 4394712 (1983-07-01), Anthony
patent: 4437109 (1984-03-01), Anthony et al.
patent: 4499655 (1985-02-01), Anthony
patent: 4509099 (1985-04-01), Takamatsu et al.
patent: 4558396 (1985-12-01), Kawabata et al.
patent: 4574331 (1986-03-01), Smolley
patent: 4581679 (1986-04-01), Smolley
patent: 4596069 (1986-06-01), Bayaktaroglu
Fang, "Interplanar LSI Structure," IBM Technical Disclosure Bulletin, vol. 20, No. 4, Sep. 1977, pp. 1604-1605.
Kendall-Vertical Etching of Silicon at Very High Aspect Ratios, Am. Rev. Mater. Sci., 1979, pp. 373-403.
Bassous-Fabrication of Novel Three-Dimensional Micro-Structures by the Anisotropic Etching of (100) and (110) Silicon, IEEE Transactions on Electron Devices, vol. ED-25, No. 10, Oct., 1978.
Dawson-Button-Board: The Short-Cut Connector; Connection Technology, Nov. 1986, pp. 15-16.
Bernhard-Focus on Conductive Elastomers, Electronic Design, Nov. 20, 1986, pp. 149-154.
Naegele-A Better Way to Connect Optical Fiber and Chips, Jan. 6, 1986. p. 21.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Semiconductor wafer array with electrically conductive compliant does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor wafer array with electrically conductive compliant, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor wafer array with electrically conductive compliant will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-445345

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.