Semiconductor device manufacturing: process – Direct application of electrical current
Reexamination Certificate
2007-05-22
2007-05-22
Fourson, George (Department: 2823)
Semiconductor device manufacturing: process
Direct application of electrical current
C438S614000, C438S652000, C438S674000, C257SE23012
Reexamination Certificate
active
10323645
ABSTRACT:
A semiconductor wafer provided with columnar electrodes which have plated nickel, palladium, and gold films successively formed at the top thereof, or have a plated solder film at their top. The semiconductor wafer can be preferably used for producing a chip-sized semiconductor device provided with columnar electrodes to which an external connection terminal, such as a solder ball, is to be bonded. Methods of producing the semiconductor wafer and device by use of plating are also disclosed.
REFERENCES:
patent: 5563102 (1996-10-01), Michael
patent: 5698465 (1997-12-01), Lynch et al.
patent: 6030890 (2000-02-01), Iwabuchi
patent: 6057222 (2000-05-01), Pahl et al.
patent: 6228678 (2001-05-01), Gilleo et al.
patent: 6297140 (2001-10-01), Uzoh et al.
patent: 6365501 (2002-04-01), Farnworth
patent: 197 41 436 (1998-12-01), None
patent: 0 853 337 (1998-07-01), None
patent: 1 011 141 (2000-06-01), None
Hou M.M.: “Super CSP: The Wafer Level Package” Jul. 1998, pp. F-01-F10.
Ihara Yoshihiro
Kobayashi Tsuyoshi
Wakabayashi Shinichi
Fourson George
Morgan & Lewis & Bockius, LLP
Shinko Electric Industries Co. Ltd.
LandOfFree
Semiconductor wafer and semiconductor device provided with... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor wafer and semiconductor device provided with..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor wafer and semiconductor device provided with... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3723188