Semiconductor trench isolation process resulting in a silicon me

Details Semiconductor trench isolation process resulting in a silicon me Semiconductor trench isolation process resulting in a silicon me

1996-03-21

1999-05-18

Dang, Trung

Semiconductor device manufacturing: process

Formation of electrically isolated lateral semiconductive...

Grooved and refilled with deposited dielectric material

438435, 438437, 148DIG50, H01L21/76

Patent

active

059045396

ABSTRACT:
An isolation technique is provided for improving the overall planarity of filled isolation regions relative to adjacent silicon mesas. The isolation process results in a silicon mesa having enhanced mechanical and electrical properties. Planarity is performed by repeating the steps of filling isolation trenches, patterning large area isolation trenches, and refilling isolation trenches to present an upper surface having indents which can be readily removed by a chemical-mechanical polish. The silicon mesa upper surface is enhanced by utilizing a unique set of layers stacked upon the silicon substrate, and thereafter patterning the substrate to form raised silicon surfaces, or mesas, having the stacked layers thereon. The patterned, stacked layers include a unique combination of dissimilar compositions which, when removed, leave a silicon mesa upper surface which is recessed below the adjacent, filled trenches. The patterned stacked layers incorporate a polysilicon and/or oxide buffer which prevents deleterious migration of nitrogen from the overlying nitride layer to the underlying silicon mesa upper surface.

REFERENCES:
patent: 4211582 (1980-07-01), Horng et al.
patent: 4274909 (1981-06-01), Venkataraman et al.
patent: 4385975 (1983-05-01), Chu et al.
patent: 4390393 (1983-06-01), Ghezzo et al.
patent: 4445967 (1984-05-01), Kameyama
patent: 4532701 (1985-08-01), Kameyama et al.
patent: 4671970 (1987-06-01), Keiser et al.
patent: 4868136 (1989-09-01), Ravaglia
patent: 4871685 (1989-10-01), Taka et al.
patent: 4873203 (1989-10-01), Kaga et al.
patent: 4906585 (1990-03-01), Neppl et al.
patent: 4952524 (1990-08-01), Lee et al.
patent: 4980311 (1990-12-01), Namose
patent: 4994406 (1991-02-01), Vasquez et al.
patent: 5004703 (1991-04-01), Zdebel et al.
patent: 5011788 (1991-04-01), Kawaji et al.
patent: 5096848 (1992-03-01), Kawamura
patent: 5175122 (1992-12-01), Wang et al.
patent: 5225358 (1993-07-01), Pasch
patent: 5229315 (1993-07-01), Jun et al.
patent: 5229316 (1993-07-01), Lee
patent: 5231046 (1993-07-01), Tasaka
patent: 5292689 (1994-03-01), Cronin
patent: 5294562 (1994-03-01), Lur et al.
patent: 5308784 (1994-05-01), Kim et al.
patent: 5308786 (1994-05-01), Lur
patent: 5371036 (1994-12-01), Lur et al.
patent: 5372968 (1994-12-01), Lur et al.
patent: 5691252 (1997-11-01), Pan
patent: 5696020 (1997-12-01), Ryum
Wolf, "Silicon Processing For the VLSI Era, vol. 1, Process Technology", Lattice Press, 1986, pp. 407-458.
IBM Technical Disclosure Bulletin, "Forming Wide Trench Dielectric Isolation", Apr. 1983, 2 pages.

Affiliated with

Also associated with

Rating

Semiconductor trench isolation process resulting in a silicon me does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor trench isolation process resulting in a silicon me, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor trench isolation process resulting in a silicon me will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1755804