Semiconductor tester for testing devices with embedded memory

Excavating

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

371 271, G01R 3128

Patent

active

059236752

ABSTRACT:
A semiconductor tester with features to facilitate testing of embedded memories. The circuitry allows tests to be generated algorithmically, but can be used in conjunction with scan test structures of semiconductor devices. Programming and debug time can be significantly reduced. The tester includes an algorithmic pattern generator that can generate a pattern for testing a memory. The tester also includes serializer circuits coupled to the algorithmic pattern generators that can convert the test pattern generated by the algorithmic pattern generator into one or more serial bit streams useful for scan testing an embedded memory.

REFERENCES:
patent: 3924181 (1975-12-01), Alderson
patent: 4409683 (1983-10-01), Woodward
patent: 5355415 (1994-10-01), Lee et al.
patent: 5390192 (1995-02-01), Fujieda
Rodriguez, C.W. et al., "The Development of Ultra-High Frequency VLSI Device Test Systems", Mar. 1, 1990, pp. 260-275.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Semiconductor tester for testing devices with embedded memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor tester for testing devices with embedded memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor tester for testing devices with embedded memory will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2283628

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.