Static information storage and retrieval – Addressing – Sync/clocking
Patent
1994-03-31
1995-08-22
Popek, Joseph A.
Static information storage and retrieval
Addressing
Sync/clocking
365191, 365194, G11C 800
Patent
active
054446678
ABSTRACT:
A synchronous dynamic random access memory device latches external command signals for defining the internal sequence, and an input circuit produces an internal control signal from a system clock signal and a clock enable signal for latching the external command signals, wherein the input circuit maintains the internal control signal in an active level for a predetermined time period regardless of the duty ratio of the external clock signal so that a malfunction hardly takes place.
REFERENCES:
patent: 4970693 (1990-11-01), Nozaki
patent: 5018111 (1991-05-01), Madland
patent: 5311483 (1994-05-01), Takasugi
Patent Abstracts of Japan, vol. 13, No. 361, 11 Aug. 1989.
Electronic Design, vol. 41, No. 4, Feb. 1993, pp. 45-49, Bursky, "Synchronous DRAMS Clock A 100 MHZ".
Mai Son
NEC Corporation
Popek Joseph A.
LandOfFree
Semiconductor synchronous memory device having input circuit for does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor synchronous memory device having input circuit for, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor synchronous memory device having input circuit for will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2146904