Semiconductor substrate for gettering

Active solid-state devices (e.g. – transistors – solid-state diode – Non-single crystal – or recrystallized – semiconductor... – Non-single crystal – or recrystallized – material forms active...

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

257523, 257524, 257777, 257 74, 257913, 437 10, 437233, H01L 2904, H01L 2702, H01L 2712, H01L 2348

Patent

active

053979036

ABSTRACT:
Disclosed is a semiconductor device fabrication substrate having a getter site formed directly below the device fabrication region to allow gettering near the device fabrication region. A polycrystalline Si layer is deposited on the mirror-finished surface of a first monocrystalline Si wafer by vapor phase epitaxy. Then, the mirror-finished surface of a second monocrystalline Si wafer is brought into contact with the surface of the polycrystalline Si layer and are laminated with each other by heat treatment. Then, the top surface of the second monocrystalline Si wafer is subjected to grinding and mirror-finishing, so that the range from the mirror-finished surface to the polycrystalline Si layer may be on the order of several .mu.m to several tens of .mu.m. The resultant substrate has a getter layer (polycrystalline Si layer) directly below the device fabrication region.

REFERENCES:
patent: 3192398 (1965-06-01), Benedict
patent: 3894893 (1975-07-01), Kabaya et al.
patent: 4053335 (1977-10-01), Hu
patent: 4559086 (1985-12-01), Hawkins
patent: 5189508 (1993-02-01), Tachimori et al.
patent: 5238875 (1993-08-01), Ogino
Hammond, "Safety in Chemical Vapor Deposition", Solid State Technology, Dec. 1980, p. 104.
K. Susakabe, et al., "Specification of Polycrystal Silicon Backside Coated Wafer" Jap. J. Appl. Phys., Fall, 1988 (30a-T-1), and English translation thereof.
Tan et al., "Intrinsic Gettering by Oxide Precipitate Induced Dislocations in Czochralski Si," Applied Phys. Letters, vol. 30, No. 4, Feb. 15,1977, pp. 175-176.
Solid-State Technoloyg (Japanese Version), vol. 11, Jan. 1981, p. 39.
Takino et al., "Annealing Effect of Mechanical Damage on Minute Defects, Heavy Metals and Oxigen Atoms in Silicon Crystals," Semiconductor Silicon, 1981, pp. 743-755.
Parekh, "Gettering of Gold and Its Influence on Some Transistor Parameters," Solid-State Electronics, vol. 13, 1970, pp. 1401-1406.
Kishino et al., "A Defect Control Technique for the Intrinsic Gettering in Silicon Device Processing," Jpn. J. of Appl. Phys., vol. 23, No. 1, Jan. 1984, pp. L9-L11.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Semiconductor substrate for gettering does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor substrate for gettering, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor substrate for gettering will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-714593

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.