Semiconductor device manufacturing: process – Bonding of plural semiconductor substrates – Having enclosed cavity
Reexamination Certificate
2006-02-21
2006-02-21
Wilczewski, Mary (Department: 2822)
Semiconductor device manufacturing: process
Bonding of plural semiconductor substrates
Having enclosed cavity
C438S459000, C438S738000, C438S977000
Reexamination Certificate
active
07001825
ABSTRACT:
In some embodiments, a circuit structure comprises a semiconductor substrate, an opening passing through the substrate between a first side of the substrate and a second side of the substrate, and a plurality of conductive layers in the opening. In some embodiments, one conductive layer provides an electromagnetic shield that shields the substrate from AC signals carried by a contact pad made from another conductive layer on a backside of the substrate. The conductive layers can also be used to form capacitor/rectifier networks. Manufacturing methods also provided.
REFERENCES:
patent: 3397448 (1968-08-01), Tucker
patent: 3508980 (1970-04-01), Boland et al.
patent: 3826699 (1974-07-01), Sawazaki et al.
patent: 4353082 (1982-10-01), Chatterjee
patent: 4580331 (1986-04-01), Soclof
patent: 4581814 (1986-04-01), Celler et al.
patent: 4694561 (1987-09-01), Lebowitz
patent: 4810669 (1989-03-01), Kobayashi
patent: 5016068 (1991-05-01), Mori
patent: 5079615 (1992-01-01), Yamazaki et al.
patent: 5094972 (1992-03-01), Pierce et al.
patent: 5229647 (1993-07-01), Gnadinger
patent: 5246877 (1993-09-01), Hisamoto et al.
patent: 5270261 (1993-12-01), Bertin et al.
patent: 5317432 (1994-05-01), Ino
patent: 5332469 (1994-07-01), Mastrangelo
patent: 5385861 (1995-01-01), Bashir et al.
patent: 5484745 (1996-01-01), Cahill
patent: 5528080 (1996-06-01), Goldstein
patent: 5786270 (1998-07-01), Gorrell et al.
patent: 5804478 (1998-09-01), Nagata et al.
patent: 5843844 (1998-12-01), Miyanaga
patent: 5854501 (1998-12-01), Kao
patent: 6002177 (1999-12-01), Gaynes et al.
patent: 6016012 (2000-01-01), Chatila et al.
patent: 6027956 (2000-02-01), Irissou
patent: 6104043 (2000-08-01), Hermansson et al.
patent: 6122187 (2000-09-01), Ahn et al.
patent: 6184060 (2001-02-01), Siniaguine
patent: 6221751 (2001-04-01), Chen et al.
patent: 6322903 (2001-11-01), Siniaguine et al.
patent: 6642081 (2003-11-01), Patti
patent: 6677235 (2004-01-01), Yegnashankaran et al.
patent: 6740582 (2004-05-01), Siniaguine
patent: 6794272 (2004-09-01), Turner et al.
patent: 2002/0068420 (2002-06-01), Goodwin et al.
patent: 2003/0082847 (2003-05-01), Turner et al.
patent: 2003/0092244 (2003-05-01), Oi et al.
patent: 2004/0161926 (2004-08-01), Yamaguchi
patent: 2005/0151228 (2005-07-01), Tanida et al.
patent: WO 98/19337 (1998-05-01), None
Halahan Patrick B.
Siniaguine Oleg
MacPherson Kwok & Chen & Heid LLP
Shenker Michael
Thomas Toniae M.
Tru-Si Technologies Inc.
Wilczewski Mary
LandOfFree
Semiconductor structures having multiple conductive layers... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor structures having multiple conductive layers..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor structures having multiple conductive layers... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3646293