Data processing: structural design – modeling – simulation – and em – Structural design
Reexamination Certificate
2005-09-27
2005-09-27
Phan, Thai (Department: 2128)
Data processing: structural design, modeling, simulation, and em
Structural design
C716S030000, C438S016000
Reexamination Certificate
active
06950784
ABSTRACT:
A semiconductor body having an alignment mark comprising a pair of sets of parallel lines disposed on the semiconductor body, the parallel lines in one of the sets being disposed orthogonal to the parallel lines in the other one of the set, the two sets of parallel lines being in an overlaying relationship. Also, a method and apparatus for detecting an alignment mark on a semiconductor body. The method and apparatus provide an alignment illumination comprising a pair of orthogonal, lines of impinging light which is scanned over the surface of the alignment mark, one of such pair of impinging light lines being orthogonal to, and laterally displaced from, the other one of such pair of impinging light lines, impinging light being reflected by the alignment lines in the surface of the semiconductor when such impinging light is over to provide a pair of laterally displaced beams of reflected light. The method includes detecting in a each one of a pair of laterally spaced detectors a corresponding one of the laterally displaced beams of reflected light.
REFERENCES:
patent: 3603728 (1971-09-01), Arimura
patent: 3885877 (1975-05-01), Horwath et al.
patent: 4932064 (1990-06-01), Kasahara
patent: 5095511 (1992-03-01), Okazaki
patent: 5106432 (1992-04-01), Matsumoto et al.
patent: 5477057 (1995-12-01), Angeley et al.
patent: 5601957 (1997-02-01), Mizutani et al.
patent: 5861320 (1999-01-01), Shiraishi
patent: 6020957 (2000-02-01), Rosengaus et al.
patent: 6118516 (2000-09-01), Irie et al.
patent: 6132910 (2000-10-01), Kojima
patent: 6151102 (2000-11-01), Nishi
patent: 6228743 (2001-05-01), Chen et al.
patent: 6339471 (2002-01-01), Morita
patent: 6411386 (2002-06-01), Nishi
patent: 6537836 (2003-03-01), Summerer
patent: 6654097 (2003-11-01), Nishi
patent: 54037473 (1979-03-01), None
Infineon - Technologies AG
Phan Thai
Slater & Matsil L.L.P.
LandOfFree
Semiconductor structures and manufacturing methods does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor structures and manufacturing methods, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor structures and manufacturing methods will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3428793