Active solid-state devices (e.g. – transistors – solid-state diode – Integrated circuit structure with electrically isolated... – Including high voltage or high power devices isolated from...
Reexamination Certificate
2007-05-22
2007-05-22
Cao, Phat X. (Department: 2814)
Active solid-state devices (e.g., transistors, solid-state diode
Integrated circuit structure with electrically isolated...
Including high voltage or high power devices isolated from...
C257S758000
Reexamination Certificate
active
10789478
ABSTRACT:
A semiconductor device may comprise a semiconductor substrate having a top and a bottom surface, first and second insulating layer deposited on the top surface of the substrate, a runner arranged on top of the second insulator layer, a backside metal layer deposited on the bottom surface of the substrate, a first via structure extending from the bottom surface of the substrate to the top of the first insulating layer between the backside layer and the runner, and a second via extending from the top of the first insulating layer to the top of the second insulating layer between the first via and the runner.
REFERENCES:
patent: 4811075 (1989-03-01), Eklund
patent: 5151770 (1992-09-01), Inoue
patent: 5155563 (1992-10-01), Davies et al.
patent: 5252848 (1993-10-01), Adler et al.
patent: 5313082 (1994-05-01), Eklund
patent: 5767578 (1998-06-01), Chang et al.
patent: 6168983 (2001-01-01), Rumennik et al.
patent: 6472723 (2002-10-01), Jarstad et al.
patent: 6563171 (2003-05-01), Disney
patent: 19640246 (1998-04-01), None
patent: 0847083 (1998-06-01), None
patent: 06342978 (1994-12-01), None
patent: 2000269429 (2000-09-01), None
J.A. Appels and H.M.J. Vaes, “High voltage thin layer devices (RESURF devices)” IEDM technical digest, pp. 238-241, 1979.
H.M.J. Vaes and J.A. Appels, “High voltage high current lateral devices”, IEDM technical digest, pp. 87-90, 1980.
T. Fujihira, “Theory of Semiconductor Superjunction Devices”, Jpn. J. Appl. Phys., vol. 36, pp. pp. 6254-6262, 1997.
G. Deboy, et al., “A new generation of high voltage MOSFETs breaks the limit line of silicon”, IEDM technical digest, pp. 683-685, 1998.
A. Ludikhuize, “A review of RESURF technology”, Proc. of ISPSD, p. 11, 2000.
J. Cai, et al., A novel high performance stacked LDD RF LDMOSFET, IEEE Electron Device Lett., vol. 22, No. 5, pp. 236-238, 2001.
J.G. Mena and C.A.T. Salama, “High voltage multiple-resistivity Drift-Region LDMOS”, Solid State Electronics, vol. 29, No. 6, pp. 647-656, 1986.
M.D. Pocha and R. W. Dutton, “A computer-aided design model for High-Voltage Double Diffused MOS (DMOS) Transistors”, IEEE Journal of Solid-State Circuits, vol. SC-11, No. 5, 1976.
I. Yoshia, et al.; “Highly Efficient 1.5 GHz Si Power MOSFET for Digital Cellular Front End”; Proceedings of International Symposium on Power Semiconductor Devices & ICs; Tokyo, pp. 156-157, 1992.
Helmut Brech et al; “Record Efficiency and Gain at 2.1 GHz of Hih Power RF Transistors for Cellular 3G Base Stations”; RF & DSP INfrastructure Devision, Semiconductor Products Sector, Motorola, Tempe, Arizona, 2003.
International Search Report and Written Opinion, PCT/EP2005/001952, 12 pages, mailing date Jan. 9, 2005.
Ahrens Carsten
Ma Gordon
Baker & Botts L.L.P.
Cao Phat X.
Infineon - Technologies AG
LandOfFree
Semiconductor structure including vias does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor structure including vias, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor structure including vias will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3816020