Active solid-state devices (e.g. – transistors – solid-state diode – Integrated circuit structure with electrically isolated... – Including dielectric isolation means
Reexamination Certificate
1999-04-02
2001-05-01
Smith, Matthew (Department: 2825)
Active solid-state devices (e.g., transistors, solid-state diode
Integrated circuit structure with electrically isolated...
Including dielectric isolation means
C257S378000, C257S328000, C257S370000, C257S544000
Reexamination Certificate
active
06225674
ABSTRACT:
BACKGROUND OF THE INVENTION
The present invention relates, in general, to semiconductor structures and, more particularly, to semiconductor structures having isolation regions.
Generally, semiconductor device manufacturers fabricate many semiconductor devices within a single semiconductor material. An important consideration in manufacturing semiconductor devices is providing electrical isolation between different devices which comprise an integrated circuit. Electrical isolation is particularly important when monolithically integrating bipolar junction transistors with insulated gate field effect transistors. A common technique for isolating semiconductor devices is by providing vertically oriented structures, such as dielectric filled trenches, between the various devices. A drawback of these types of structures is that noise generated by one device travels through the substrate and interferes with other devices. Another technique is to build the devices on a silicon-on-insulator (SOI) substrate and separate each device laterally by oxide filled trenches. This technique adds to the complexity of the processing and requires the use of SOI technology.
Accordingly, it would be advantageous to have a structure and method for electrically shielding semiconductor devices manufactured in the same semiconductor material from each other. It would be of further advantage for the method of manufacture to be cost efficient and integrable with available processing techniques.
REFERENCES:
patent: 4168997 (1979-09-01), Compton
patent: 4246594 (1981-01-01), Mori
patent: 4670669 (1987-06-01), Cottrell et al.
patent: 4698655 (1987-10-01), Schultz
patent: 4903169 (1990-02-01), Kitagawa et al.
patent: 4959704 (1990-09-01), Isomura et al.
patent: 5116777 (1992-05-01), Chan et al.
patent: 5146298 (1992-09-01), Elkund
patent: 5151769 (1992-09-01), Immorlica, Jr. et al.
patent: 5405790 (1995-04-01), Rahim et al.
patent: 5442228 (1995-08-01), Pham et al.
patent: 5536665 (1996-07-01), Komori et al.
patent: 5583363 (1996-12-01), Momose et al.
patent: 5618688 (1997-04-01), Reuss et al.
patent: 5650354 (1997-07-01), Himi et al.
patent: 5789769 (1998-08-01), Yamazaki
patent: 5807780 (1998-09-01), Davis et al.
Joardar Kuntal
Lim Ik-Sung
Morgan David G.
Anya Igwe U.
Hightower Robert F.
Motorola Inc.
Smith Matthew
LandOfFree
Semiconductor structure and method of manufacture does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor structure and method of manufacture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor structure and method of manufacture will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2480157