Active solid-state devices (e.g. – transistors – solid-state diode – Housing or package – Multiple housings
Reexamination Certificate
2000-10-03
2004-01-06
Williams, Alexander O. (Department: 2826)
Active solid-state devices (e.g., transistors, solid-state diode
Housing or package
Multiple housings
C257S777000, C257S723000, C257S685000, C257S698000, C257S696000, C257S735000, C257S734000, C257S908000, C257S296000, C257S303000, C257S067000, C257S068000
Reexamination Certificate
active
06674161
ABSTRACT:
TECHNICAL FIELD
This invention relates to generally to semiconductor devices and, more particularly to semiconductor stacked die constructions and methods of forming the same.
BACKGROUND
Semiconductor devices are typically constructed from a silicon or gallium arsenide wafer through a process involving a number of deposition, masking, diffusion, etching, and implanting steps. Usually, many individual devices are constructed on the same wafer. After fabrication, the wafer is typically sawed or otherwise singulated into individual units, where each unit takes the form of an integrated circuit (IC) die.
It has become a practice in the industry to provided integrated circuit devices in the form of so-called “stacked die” arrangements. Stacked die arrangements typically involve two or more IC die that are fixed upon one another, typically through some type of adhesive arrangement. Interconnections can then be made between the individual die to provide an overall device with a desirable density and enhanced functionality.
Examples of stacked die arrangements are described in detail in the following U.S. Patents, to which the reader is referred for additional detail: U.S. Pat. Nos. 5,291,061; 6,051,886; 5,397,916; 5,434,745; 6,093,939; and 5,864,177.
To date, interconnections between the individual die of stacked die arrangements have been made at or near the periphery of each die. U.S. Pat. Nos. 5,291,061, and 5,397,916 provide very good examples of this type of interconnection. As device processing speeds continue to increase, those involved in the design of semiconductor devices are necessarily forced to consider and reconsider traditionally accepted notions of circuit design. One particular area of interest in the industry concerns the design and fabrication of memory devices, and particularly those memory devices that employ stacked die arrangements.
Accordingly, this invention arose out of concerns associated with providing improved systems that employ stacked die arrangements, and methods of forming the same.
SUMMARY
Semiconductor devices and methods of forming semiconductor devices are described. In one embodiment, at least one conductive structure is formed within a plurality of semiconductor substrates. At least portions of one of the conductive structures has oppositely facing, exposed outer surfaces. Individual substrates are stacked together such that individual conductive structures on each substrate are in electrical contact with the conductive structure on a next adjacent substrate.
In another embodiment, at least one conductive structure is formed within each of a plurality of semiconductor substrates. The conductive structures have oppositely-facing surfaces. Portions of each oppositely-facing surface are exposed on at least one of the substrates. The substrates are processed sufficient to form electrical connections between the substrates by stacking the substrates on one another so that the conductive structures on adjacent substrates are electrically connected.
In yet another embodiment, at least one multi-layered, conductive pad structure is formed within each of a plurality of semiconductor substrates. Each conductive pad structure has oppositely-facing surfaces. Portions of each oppositely-facing surface are exposed on at least one of the substrates. At least one such surface is exposed by etching portions of the substrate. After the oppositely-facing surface portions are exposed, additional conductive material is formed over and in electrical contact with the exposed surface portions by plating at least one additional conductive material over the exposed portions.
In still a further embodiment, a semiconductor device comprises a first semiconductor die comprising IC devices. At least one conductive structure is disposed within and through the first die and in operative contact with the IC devices. A second semiconductor die comprises IC devices, and is mounted together with the first die in a stacked arrangement. The second semiconductor die has at least one conductive structure disposed therewithin and in electrical contact with both the IC devices of the second semiconductor die and the conductive structure of the first semiconductor die.
In yet another embodiment, a semiconductor device comprises multiple semiconductor die, each of which comprising IC devices. At least one conductive structure is disposed generally in the center of each die. The multiple die are joined together in a die stack such that electrical contact between adjacent die is made through the conductive structures associated with each of the die.
REFERENCES:
patent: 4394712 (1983-07-01), Anthony
patent: 5229647 (1993-07-01), Gnadinger
patent: 5291061 (1994-03-01), Ball
patent: 5397916 (1995-03-01), Normington
patent: 5424920 (1995-06-01), Miyake
patent: 5434745 (1995-07-01), Shokrgozar et al.
patent: 5682062 (1997-10-01), Gaul
patent: 5864177 (1999-01-01), Sundstrom
patent: 5973396 (1999-10-01), Farnworth
patent: 6051886 (2000-04-01), Fogal et al.
patent: 6093938 (2000-07-01), Minemier et al.
patent: 6104082 (2000-08-01), Berlin et al.
patent: 6109929 (2000-08-01), Jasper
patent: 6160312 (2000-12-01), Raad
patent: 6239495 (2001-05-01), Sakui et al.
patent: 6271587 (2001-08-01), Patti
patent: 6350633 (2002-02-01), Lin
patent: 6355501 (2002-03-01), Fung et al.
patent: 6380615 (2002-04-01), Park et al.
patent: 6381141 (2002-04-01), Corisis et al.
patent: 0314437 (1989-05-01), None
Lee & Hayes PLLC
Rambus Inc.
Williams Alexander O.
LandOfFree
Semiconductor stacked die devices does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor stacked die devices, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor stacked die devices will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3230663