Semiconductor device manufacturing: process – With measuring or testing – Packaging or treatment of packaged semiconductor
Patent
1997-10-02
1999-08-31
Dutton, Brian
Semiconductor device manufacturing: process
With measuring or testing
Packaging or treatment of packaged semiconductor
438109, H01L 2166, H01L 2100, G01R 3126
Patent
active
059465450
ABSTRACT:
Electronic semiconductor structures, and fabrication and sparing methods, each utilize an electrically programmable spare circuit incorporated with a multichip package. The programmable sparing capability in the multichip package is accomplished either with or without the inclusion of a spare chip(s). With a spare memory circuit, individual failed memory cells in the semiconductor chips of a stack can be functionally replaced by memory cells of the spare memory circuit subsequent to encapsulation and burn-in testing. With use of a spare chip, non-volatile sparing can occur subsequent to encapsulation and burn-in testing without physical rewiring of a wire bond connection. Specific details of alternate electronic semiconductor structures, and fabrication and sparing methods therefore, are set forth.
REFERENCES:
patent: 4312046 (1982-01-01), Taylor
patent: 4697095 (1987-09-01), Fujii
patent: 4731760 (1988-03-01), Maini
patent: 4770640 (1988-09-01), Walter
patent: 4918335 (1990-04-01), Chall, Jr.
patent: 5008729 (1991-04-01), Wills et al.
patent: 5018104 (1991-05-01), Urai
patent: 5179540 (1993-01-01), Stockton
patent: 5313424 (1994-05-01), Adams et al.
patent: 5414637 (1995-05-01), Bertin et al.
patent: 5798282 (1998-08-01), Bertin et al.
"Redundancy Using Platinum-Silicon Fuses," Fitzpatrick et al., IBM Technical Disclosure Bulletin, vol. 29, No. 10, pp. 4612-4615, Mar. 1987.
Bertin Claude Louis
Hedberg Erik Leigh
Howell Wayne John
Dutton Brian
Internatinal Business Machines Corporation
LandOfFree
Semiconductor stack structures and fabrication/sparing methods u does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor stack structures and fabrication/sparing methods u, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor stack structures and fabrication/sparing methods u will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2428638