Semiconductor read only memory

Static information storage and retrieval – Read only systems – Semiconductive

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

340166R, G11C 1706

Patent

active

042401518

ABSTRACT:
In a circuit arrangement wherein a memory matrix and an address decoder are constructed of read only memories (ROMs), a semiconductor read only memory is characterized in that at least the address decoder ROM in which the number of output lines to be selected is smaller than that of output lines not be selected is made of a longitudinal system in which a plurality of MISFETs are connected in series between respective output lines arranged in a column and a reference voltage terminal, the MISFETs forming a desired pattern in a row, and that current is permitted to flow through only a load MISFET connected with a selected one of the address select lines.

REFERENCES:
patent: 3866186 (1975-02-01), Suzuki
patent: 3934233 (1976-01-01), Fisher et al.
patent: 4016430 (1977-04-01), Kanezuka
patent: 4023122 (1977-05-01), Oura
patent: 4069427 (1978-01-01), Masuda
Wilder et al., Multiple Selective Write Alterable Read-Only Storage, IBM Tech. Disc. Bul., vol. 17, No. 9, 2/75, pp. 2594-2595.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Semiconductor read only memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor read only memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor read only memory will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-611785

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.