Electricity: electrical systems and devices – Safety and protection of systems and devices – Load shunting by fault responsive means
Patent
1992-07-13
1995-01-03
Hoff, Marc S.
Electricity: electrical systems and devices
Safety and protection of systems and devices
Load shunting by fault responsive means
361 18, 361 86, 361 91, H02H 902
Patent
active
053791746
ABSTRACT:
In a semiconductor integrated circuit device including a substrate bias voltage generating circuit supplying a substrate bias voltage to internal circuit performing original functions and a substrate where the internal circuit is formed, an N channel MOS transistor is provided between the internal circuit and power supply pad receiving an external voltage Vcc for driving the circuit. The transistor is controlled such that it is rendered conductive when substrate potential V.sub.SB is higher than the threshold voltage of MOS transistor and non-conductive when potential V.sub.SB is lower than the threshold voltage. Since supply of power supply voltage Vcc to the internal circuit is interrupted if latch-up is caused in the internal circuit and substrate potential V.sub.SB rises, internal circuit is immediately freed from the latch-up state even if latch-up is caused. Therefore, the internal circuit is protected from being heated or destructed by a current due to the latch-up.
REFERENCES:
patent: 4594633 (1986-06-01), Townsend et al.
patent: 4791316 (1988-12-01), Winnerl et al.
Hoff Marc S.
Jackson S.
Mitsubishi Denki & Kabushiki Kaisha
LandOfFree
Semiconductor protecting apparatus and method for preventing des does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor protecting apparatus and method for preventing des, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor protecting apparatus and method for preventing des will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2215513