Semiconductor device manufacturing: process – Chemical etching – Combined with the removal of material by nonchemical means
Reexamination Certificate
2000-05-30
2003-09-02
Fourson, George (Department: 2823)
Semiconductor device manufacturing: process
Chemical etching
Combined with the removal of material by nonchemical means
C438S692000, C438S396000, C438S753000
Reexamination Certificate
active
06613674
ABSTRACT:
TECHNICAL FIELD
This invention relates to semiconductor processing methods, and more particularly it concerns removing undesired material from a semiconductor wafer backside to reduce a risk of inadvertent contamination. The invention also concerns methods of forming integrated circuitry, and in particular methods of forming dynamic random access memory storage capacitors.
BACKGROUND OF THE INVENTION
Semiconductor processing includes deposition of different materials over a semiconductor wafer. Such materials are typically deposited on a wafer which is placed within a reactor, such as a chemical vapor deposition reactor. During deposition, the material being deposited typically deposits over the entire wafer, including the wafer backside, and on the interior walls of the deposition reactor and the equipment used to support the wafer during processing. Material deposited on the wafer backside is problematic because it can become dislodged during downstream processing and contaminate the frontside of the wafer.
This invention arose out of concerns associated with improving the manner in which semiconductor wafers are processed. This invention also arose out of concerns associated with reducing the chances of inadvertent contamination during semiconductor wafer processing.
SUMMARY OF THE INVENTION
Semiconductor processing methods are described which can be used to reduce the chances of an inadvertent contamination during processing. In one implementation, a semiconductor wafer backside is mechanically scrubbed to remove an undesired material prior to forming a final passivation layer over an oppositely facing semiconductor wafer frontside. In another implementation, the wafer backside is treated to remove the undesired material while treatment of the wafer frontside is restricted. In another implementation, the mechanical scrubbing of the wafer backside is conducted in connection with a polishing solution which is effective to facilitate removal of undesired material from the wafer backside. In a preferred implementation, dynamic random access memory storage capacitors are formed and the undesired material constitutes remnant polysilicon which adheres to the wafer backside during formation of a frontside capacitor storage node. In accordance with this implementation, the wafer backside is mechanically scrubbed prior to formation of a storage capacitor dielectric layer, with such mechanical scrubbing taking place in connection with a polishing solution comprising tetramethyl ammonium hydroxide (TMAH) having a desired concentration.
REFERENCES:
patent: 5645682 (1997-07-01), Skrovan
patent: 5663096 (1997-09-01), Okabe et al.
patent: 5731243 (1998-03-01), Peng et al.
patent: 5779520 (1998-07-01), Hayakawa
patent: 5801104 (1998-09-01), Schuegraf et al.
patent: 5879226 (1999-03-01), Robinson
patent: 5914278 (1999-06-01), Boitnott et al.
patent: 5994188 (1999-11-01), Disney
patent: 6025247 (2000-02-01), Chang et al.
patent: 6136510 (2000-10-01), La et al.
patent: 6152148 (2000-11-01), George et al.
patent: 6331720 (2001-12-01), Parekh et al.
Fourson George
Micro)n Technology, Inc.
Wells St. John P.S.
LandOfFree
Semiconductor processing methods of forming integrated... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor processing methods of forming integrated..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor processing methods of forming integrated... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3022276