Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Having substrate registration feature
Reexamination Certificate
2001-11-01
2003-04-08
Zarabian, Amir (Department: 2822)
Semiconductor device manufacturing: process
Formation of electrically isolated lateral semiconductive...
Having substrate registration feature
C438S014000, C438S975000
Reexamination Certificate
active
06544859
ABSTRACT:
TECHNICAL FIELD
This invention relates generally to semiconductor processing methods and structures for determining alignment during semiconductor wafer fabrication.
BACKGROUND OF THE INVENTION
Fabricating integrated circuitry devices on a semiconductor wafer typically involves a number of processing steps in which successive layers are formed and patterned atop one another. Typically, patterning occurs through the use of photolithographic masks which transfer patterns onto a semiconductor wafer. The masking step defines selected areas to be exposed on the wafer for subsequent processes such as oxidation, metal deposition, and impurity introduction.
Typically, a plurality of metallization layers are formed over the wafer in order to electrically interconnect the integrated circuitry devices formed thereon. As device dimensions and feature sizes continue to shrink, it becomes even more important that the photolithographic masks which are used to define substrate features are precisely aligned with the wafer during the masking step to minimize the risk of a misalignment between layers.
Many alignment schemes require the use of alignment targets that are defined on a semiconductor wafer in a previously-formed layer. Typically, an alignment target comprises a topographical mark which can be formed by etching into the wafer a plurality of steps with a defined height and width and a defined spacing between other similarly etched targets. The targets can be used to diffract a laser alignment beam generated by a photolithography machine, commonly known as a wafer stepper, during the masking process. The diffraction pattern is received by the wafer stepper and the relative position of the wafer and photolithographic mask is adjusted accordingly so that the patterns from the mask are transferred to the wafer in the precise location desired.
Other alignment schemes include regimes in which an operator visually inspects, through a microscope, the alignment between alignment targets. For additional discussion on alignment technologies, and in particular, the use of so-called vernier pattern technology, the reader is referred to U.S. Pat. Nos. 5,614,446, 4,742,233, 5,637,186, 5,017,514, 5,271,798 and 4,610,940.
As mentioned above, during the fabrication of integrated circuit structures, a number of metallization layers are formed. The metallization layers are typically separated from one another by an insulation layer. In order to minimize misalignment between the layers, it is important that the topography of the alignment targets be replicated from one layer to the next, since the locations of the resulting patterns on each layer are formed based on the precise registration between the photolithographic mask and the alignment targets on the previous layer.
To provide an overlying metallization layer without discontinuities or other flaws, it is desirable to provide an underlying substantially planar surface for the metallization layer. It has, therefore, become the practice to smooth the surface of a layer in preparation for a subsequently applied metallization layer by a process of planarization.
Conventional planarization techniques, such as plasma etching or reactive ion etching can be used to provide a smooth surface and a local planarization of the wafer. Such techniques can be used to preserve alignment targets which are etched into the layer because often times, the topography of such targets is much greater than the amount of material removed by the planarization. Yet, other planarization techniques which are more desirable in some instances can obliterate any alignment targets such that its use is difficult, if not impossible. One such planarization technique is known as chemical-mechanical polishing or CMP. Typically, CMP planarization of a wafer involves holding the wafer against a rotating polishing pad wet with a silica-based alkaline slurry and at the same applying pressure. Unlike the conventional planarization techniques, the CMP planarization technique provides a global planarization, that is, one that provides a large planarization range that generally covers the whole wafer surface. Since the planarization range is large, the alignment targets on a newly formed layer on the wafer will tend to lose decipherable topology after CMP processing. Accordingly, such alignment targets will fail to replicate the new alignment targets on the previous layer. This is acceptable as long as the planarized newly formed layer is transparent, such as in the case of an oxide, since a laser alignment beam from a wafer stepper, or a visual inspection will still be able to ascertain alignment. However, when the planarized newly formed layer is a highly reflective or opaque layer, as in the case of a metal, the alignment targets will typically not be suitably visible to the wafer stepper or visual inspector.
Accordingly, this invention arose out of concerns associated with providing improved methods and structures for determining semiconductor wafer alignment during wafer processing.
SUMMARY OF THE INVENTION
Methods and structures for determining alignment during semiconductor wafer processing are described. In one implementation, two geometric shapes are formed at different elevations over a substrate and at least partially overlapping with one another. The two shapes are inspected for overlap to determine whether the two shapes are misaligned. If the shapes are misaligned, a magnitude of misalignment is determined from the degree of overlap of the two shapes. In another implementation, a pair of elevationally spaced-apart geometric shapes are used to translate shifts of the shapes in one direction into quantifiable shift magnitudes using another direction. In yet another implementation, shifts in both the X and Y direction are readily quantifiable through visual inspection.
REFERENCES:
patent: 4309813 (1982-01-01), Hull
patent: 4365163 (1982-12-01), Davis et al.
patent: 4571538 (1986-02-01), Chow
patent: 4610940 (1986-09-01), Araihara
patent: 4643579 (1987-02-01), Toriumi et al.
patent: 4647850 (1987-03-01), Henderson et al.
patent: 4672676 (1987-06-01), Linger
patent: 4742233 (1988-05-01), Kuyel
patent: 4938600 (1990-07-01), Into
patent: 5017514 (1991-05-01), Nishimoto
patent: 5271798 (1993-12-01), Sandhu
patent: 5407763 (1995-04-01), Pai
patent: 5468580 (1995-11-01), Tanaka
patent: 5496777 (1996-03-01), Moriyama
patent: 5503962 (1996-04-01), Caldwell
patent: 5545570 (1996-08-01), Chung et al.
patent: 5545593 (1996-08-01), Watkins et al.
patent: 5614446 (1997-03-01), Ramaswami
patent: 5637186 (1997-06-01), Liu
patent: 5672520 (1997-09-01), Natsume
patent: 5712707 (1998-01-01), Ausschnitt et al.
patent: 5757507 (1998-05-01), Ausschnitt et al.
patent: 5861679 (1999-01-01), Nagano
patent: 5952134 (1999-09-01), Hwang
patent: 5960296 (1999-09-01), Auzino et al.
patent: 08-321533 (1996-12-01), None
Lozanoet al.,Measurement of Misalignment Using a Triangular MOS Transistor, 1989 IEEE, Conference on Microelectronic Test Structures, pp. 139-142.
Kim et al.,Front-to-Backside Alignment Using Resist -Patterned Etch Control and One Etching Step, 1992 IEEE, Journal of Microelectromechanical Systems, pp. 95-99.
Dension Edward
Leroux Pierre
Ziger David
Brophy Jamie L.
Koninklijke Philips Electronics , N.V.
Zarabian Amir
Zawilski Peter
LandOfFree
Semiconductor processing methods and structures for... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor processing methods and structures for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor processing methods and structures for... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3053612