Fishing – trapping – and vermin destroying
Patent
1995-08-18
1997-08-19
Nguyen, Tuan H.
Fishing, trapping, and vermin destroying
437 47, 437919, 437228, 148DIG14, 148DIG161, 148DIG168, H01L 218242
Patent
active
056588186
ABSTRACT:
A method of forming a capacitor includes, a) providing a substrate; b) etching into the substrate to provide a depression in the substrate, the depression having a sidewall which is angled from vertical; c) providing a conformal layer of hemispherical grain polysilicon within the depression and over the angled sidewall, the layer of hemispherical grain polysilicon less than completely filling the depression; and d) ion implanting the hemispherical grain polysilicon layer with a conductivity enhancing impurity. Preferred methods of providing the depression where the substrate comprises SiO.sub.2 include a dry, plasma enhanced, anisotropic spacer etch utilizing reactant gases of CF.sub.4 and CHF.sub.3 provided to the substrate at a volumetric ratio of 1:1, and facet sputter etching.
REFERENCES:
patent: 4595452 (1986-06-01), Landau et al.
patent: 4784720 (1988-11-01), Douglas
patent: 4978634 (1990-12-01), Shen et al.
patent: 5118383 (1992-06-01), Engelhardt
patent: 5191509 (1993-03-01), Wen
patent: 5227322 (1993-07-01), Ko et al.
patent: 5245206 (1993-09-01), Chu et al.
patent: 5350707 (1994-09-01), Ko et al.
patent: 5362665 (1994-11-01), Lu
patent: 5364812 (1994-11-01), Yashiro et al.
patent: 5384152 (1995-01-01), Chu et al.
patent: 5458734 (1995-10-01), Tsukamoto
Wolf et al., "Silicon Processing for the VLSI Era", vol. 1, pp. 366-369, 539-555, 1986.
Hirohito Watanabe, et al., "Device Application and Structure Observation for Hemispherical-Grained Silicon", Apr. 1, 1992, J. Appl. Phys. vol. 71 (7), pp. 3538-3543.
Hirohito Watanabe, et al., "Hemispherical Grain Silicon for High Density DRAMs", Extended Abstract of the 1992 International Conference on Solid State Devices and Materials, Tsukuba, 1992, pp. 422-424, 5 total pages.
H. Watanabe, et al., "Hemispherical Grained Silicon (HSG-Si) Formation on In-Situ Phosphorous Doped Amorphous-Si Using The Seeding Method", Undated, pp. PD3-1 through PD3-3.
Akram Salman
Laulusa Alan
Turner Charles
Micro)n Technology, Inc.
Nguyen Tuan H.
LandOfFree
Semiconductor processing method employing an angled sidewall does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor processing method employing an angled sidewall, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor processing method employing an angled sidewall will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1104420