Material or article handling – Apparatus for charging a load holding or supporting element... – Device engages load handling or supporting element or load...
Reexamination Certificate
1997-12-15
2004-01-06
Underwood, Donald W. (Department: 3652)
Material or article handling
Apparatus for charging a load holding or supporting element...
Device engages load handling or supporting element or load...
C901S008000, C901S015000
Reexamination Certificate
active
06672820
ABSTRACT:
STATEMENT REGARDING FEDERALLY SPONSORED RESEARCH OR DEVELOPMENT
Not Applicable
BACKGROUND OF THE INVENTION
In the production of semiconductor integrated circuits and other semiconductor articles from semiconductor wafers, it is often necessary to provide multiple metal layers on the wafer to serve as interconnect metallization which electrically connects the various devices on the integrated circuit to one another. Traditionally, aluminum has been used for such interconnects, however, it is now recognized that copper metallization may be preferable.
The application of copper onto semiconductor wafers has, in particular, proven to be a great technical challenge. At this time copper metallization has not achieved commercial reality due to practical problems of forming copper layers on semiconductor devices in a reliable and cost efficient manner. This is caused, in part, by the relative difficulty in performing reactive ion etching or other selective removal of copper at reasonable production temperatures. The selective removal of copper is desirable to form patterned layers and provide electrically conductive interconnects between adjacent layers of the wafer or other wafer.
Because reactive ion etching cannot be efficiently used, the industry has sought to overcome the problem of forming patterned layers of copper by using a damascene electroplating process where holes, more commonly called vias, trenches and other recesses are used in which the pattern of copper is desired. In the damascene process, the wafer is first provided with a metallic seed layer which is used to conduct electrical current during a subsequent metal electroplating step. The seed layer is a very thin layer of metal which can be applied using one or more of several processes. For example, the seed layer of metal can be laid down using physical vapor deposition or chemical vapor deposition processes to produce a layer on the order of 1000 angstroms thick. The seed layer can advantageously be formed of copper, gold, nickel, palladium, and most or all other metals. The seed layer is formed over a surface which is convoluted by the presence of the vias, trenches, or other device features which are recessed. This convoluted nature of the exposed surface provides increased difficulties in forming the seed layer in a uniform manner. Nonuniformities in the seed layer can result in variations in the electrical current passing from the exposed surface of the wafer during the subsequent electroplating process. This in turn can lead to nonuniformities in the copper layer which is subsequently electroplated onto the seed layer. Such nonuniformities can cause deformities and failures in the resulting semiconductor device being formed.
In damascene processes, the copper layer that is electroplated onto the seed layer is in the form of a blanket layer. The blanket layer is plated to an extent which forms an overlying layer, with the goal of completely providing a copper layer that fills the trenches and vias and extends a certain amount above these features. Such a blanket layer will typically be formed in thicknesses on the order of 10,000-15,000 angstroms (1-1.5 microns).
The damascene processes also involve the removal of excess metal material present outside of the vias, trenches or other recesses. The metal is removed to provide a resulting patterned metal layer in the semiconductor integrated circuit being formed. The excess plated material can be removed, for example, using chemical mechanical planarization. Chemical mechanical planarization is a processing step which uses the combined action of a chemical removal agent and an abrasive which grind and polish the exposed metal surface to remove undesired parts of the metal layer applied in the electroplating step.
Automation of the copper electroplating process has been elusive, and there is a need in the art for improved semiconductor plating systems which can produce copper layers upon semiconductor articles which are uniform and can be produced in an efficient and cost-effective manner. More particularly, there is a substantial need to provide a copper plating system that is effectively and reliably automated.
BRIEF SUMMARY OF THE INVENTION
A transport system for manipulating a semiconductor wafer in a processing tool is set forth. The system includes a transport unit guide disposed within the processing tool for supporting a wafer transfer unit as the unit moves between a first position and a second position. The transport unit guide comprises a frame, a lateral guide rail mounted on the frame, and a series of magnetic segments arranged upon the transport unit guide proximate the lateral guide rail. The wafer transfer unit includes a tram translatably attached to the lateral guide rail and a wafer transfer arm assembly for manipulating the semiconductor wafer. An electromagnet is mounted on the tram in cooperative relation with the magnetic segments for moving the transfer unit along the guide rail. Actuators are used for controlling the position of the transfer unit and transfer arm assembly, and sensors are used for determining the position of the transfer unit and the transfer arm assembly. A controller is disposed remote of the wafer transfer unit and directs the movement of the transfer unit and transfer arm assembly in response to the sensors using the actuators. A communication link is established between the actuators, sensors and controller. Preferably, the communication link is a fiber optic link.
REFERENCES:
patent: 3968885 (1976-07-01), Hassan et al.
patent: 4431361 (1984-02-01), Bayne
patent: 4449885 (1984-05-01), Hertel et al.
patent: 4693017 (1987-09-01), Oehler et al.
patent: 4800818 (1989-01-01), Kawaguchi et al.
patent: 4864239 (1989-09-01), Casarcia et al.
patent: 4924890 (1990-05-01), Giles et al.
patent: 4962726 (1990-10-01), Matsushita et al.
patent: 5026239 (1991-06-01), Chiba et al.
patent: 5054988 (1991-10-01), Shiraiwa
patent: 5055036 (1991-10-01), Asano et al.
patent: 5083364 (1992-01-01), Olbrich et al.
patent: 5110248 (1992-05-01), Asano et al.
patent: 5125784 (1992-06-01), Asano
patent: 5128912 (1992-07-01), Hug et al.
patent: 5168886 (1992-12-01), Thompson et al.
patent: 5168887 (1992-12-01), Thompson et al.
patent: 5172803 (1992-12-01), Lewin
patent: 5174045 (1992-12-01), Thompson et al.
patent: 5178369 (1993-01-01), Syx
patent: 5180273 (1993-01-01), Sakaya et al.
patent: 5183377 (1993-02-01), Becker et al.
patent: 5186594 (1993-02-01), Toshima et al.
patent: 5232511 (1993-08-01), Bergman
patent: 5235995 (1993-08-01), Bergman et al.
patent: 5238500 (1993-08-01), Bergman
patent: 5252137 (1993-10-01), Tateyama et al.
patent: 5301700 (1994-04-01), Kamikawa et al.
patent: 5332445 (1994-07-01), Bergman
patent: 5377708 (1995-01-01), Bergman et al.
patent: 5388945 (1995-02-01), Garric et al.
patent: 5442416 (1995-08-01), Tateyama et al.
patent: 5445484 (1995-08-01), Kato et al.
patent: 5460478 (1995-10-01), Akimoto et al.
patent: 5464313 (1995-11-01), Ohsawa
patent: 5500081 (1996-03-01), Bergman
patent: 5527390 (1996-06-01), Ono et al.
patent: 5544421 (1996-08-01), Thompson et al.
patent: 5571325 (1996-11-01), Ueyama et al.
patent: 5575611 (1996-11-01), Thompson et al.
patent: 5639206 (1997-06-01), Oda et al.
patent: 5658387 (1997-08-01), Reardon et al.
patent: 5660517 (1997-08-01), Thompson et al.
patent: 5664337 (1997-09-01), Davis et al.
patent: 5676337 (1997-10-01), Giras et al.
patent: 5678320 (1997-10-01), Thompson et al.
patent: 5700127 (1997-12-01), Harada et al.
patent: 5746565 (1998-05-01), Tepolt
patent: 6318951 (2001-11-01), Schmidt et al.
patent: 0047132 (1918-07-01), None
patent: 0582019 (1995-10-01), None
patent: 0544311 (1996-05-01), None
patent: 0452939 (2000-11-01), None
patent: 2217107 (1989-03-01), None
patent: 1048442 (1989-02-01), None
patent: 4144150 (1992-05-01), None
patent: 5146989 (1993-06-01), None
patent: 521224 (1993-08-01), None
patent: WO 95/06326 (1995-03-01), None
Coyle Kevin W.
Dix Mark
Hanson Kyle
Schmidt Wayne J.
Woodruff Daniel J.
Perkins Coie LLP
Semitool Inc.
Underwood Donald W.
LandOfFree
Semiconductor processing apparatus having linear conveyer... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor processing apparatus having linear conveyer..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor processing apparatus having linear conveyer... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3240359