Semiconductor process compensation utilizing non-uniform ion imp

Data processing: generic control systems or specific application – Specific application – apparatus or process – Product assembly or manufacturing

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

700 97, 438 10, G06F 1900, G06F 1500

Patent

active

060554606

ABSTRACT:
The present invention proposes a method and apparatus for compensating for the spatial variation across the surface of a wafer in certain design parameters of semiconductor devices. The spatial variation in the design parameters is due to the spatial variation in some of the processes involved in the manufacturing of the devices upon the semiconductor wafer. Using metrology tools, the physical, chemical, and electrical parameters of the devices across the surface of the wafer are first measured and recorded. These device parameters include the certain design parameters that must remain within certain design limits or that are to be optimized. Examples of these design parameters for a transistor are the threshold voltage, the switching speed, and the current consumption. The spatial variation in the design parameters may be compensated by altering the doping profile across the wafer with some of the implantation steps. For example, heavier doping may be used for the source/drain regions of transistors close to the center of the wafer compared to doping for the source/drain regions which are close to the perimeter of the wafers. A computer model of the devices is used to determine the appropriate ion implantation profile for one or more implantation steps that would compensate for the spatial variation of the design parameters. Ion implantation is chosen for the compensation because the implantation dosage and energy can be accurately controlled, and because the ion implanters can be easily reprogrammed to deliver different amounts of dosages and energies in each region of the wafer. Small changes in the ion implantation doping profile are made for the next set of wafers and the device parameters along with the design parameters are remeasured.

REFERENCES:
patent: 5502643 (1996-03-01), Fujinaga
patent: 5621652 (1997-04-01), Eakin
patent: 5629877 (1997-05-01), Tamegaya
patent: 5650335 (1997-07-01), Terazono
patent: 5710700 (1998-01-01), Kurtzberg et al.
patent: 5737250 (1998-04-01), Sawahata
04168763 Patent Abstracts of Japan for Japanese application No. 02296409 published Jun. 16, 1992.
07022601 Patent Abstracts of Japan for Japanese application No. 05151672 published Jan. 24, 1995.
01136331 Patent Abstracts of Japan for Japanese application No. 62295632 published May 29, 1989.
International Search Report for PCT/US98/12189 dated Oct. 7, 1998.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Semiconductor process compensation utilizing non-uniform ion imp does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor process compensation utilizing non-uniform ion imp, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor process compensation utilizing non-uniform ion imp will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1001428

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.