Semiconductor planarization process for submicron devices

Details Semiconductor planarization process for submicron devices Semiconductor planarization process for submicron devices

1990-04-19

1991-03-26

Hearn, Brian E.

Fishing, trapping, and vermin destroying

437235, 437238, 437228, 148DIG43, H01L 21469

Patent

active

050030620

ABSTRACT:
A method is described for planarization of dielectric layers between conductor layers in multilayer metallurgy of submicron integrated circuit devices. The method begins with the integrated circuit intermediate product having devices, such as FETs or bipolar formed therein, but before interconnection metallurgy has been formed on the principal surface of the product. The principal surface has a patterned conductive layer at its surface. The spin-on-glass sandwich now is begun to be formed by depositing a silicon dioxide coating over the patterned conductor layer. A first layer of spin-on-glass is deposited upon the silicon dioxide coating. The layer is baked at a temperature of less than about 350 degrees C. Vacuum degassing of the coating at less than about 100 mtorr and 350 degrees C. effectively overcomes the outgassing problem by removing unwanted gases in the glass layer at this point in the process. The spin-on-glass layer process just given is repeated for subsequent layers of spin-on-glass until the desired thickness of planarized spin-on-glass dielectric layer has been formed. The layers are then cured at a temperature of less than about 500 degrees C. The second layer of silicon dioxide coating over the spin-on-glass dielectric layer completes the planarization. A vacuum degassing step is performed just before the deposition of the next conductor layer.

REFERENCES:
patent: 4719125 (1988-01-01), Anello et al.
patent: 4721548 (1988-01-01), Morimoto
patent: 4885262 (1989-12-01), Ting et al.
patent: 4935095 (1990-07-01), Lehrer
Chiang et al., "Defects Study on Spin on Glass Planarization Technology", V-MIC Conference, 6/87, pp. 404-412.
Schiltz, "Advantages of Using Spin-On-Glass Layer in Interconnection Dielectric Planarization", Microelectronic Engineering 5(1986); pp. 413-421.
Gupta et al., "Interlevel Dielectric Planarization with Spin-On-Glass Films"; V-MIC Conference; Jun. 1986; pp. 506-515.
Yen et al.; "Process Integration with Spin-On-Glass Sandwich as an Intermetal Dielectric Layer for 1.2 Micrometer CMOS DLM Process"; V-MIC Conference; Jun. 13-14, 1988; pp. 85-94.
Forester et al.; "SOG Planarization for Polysilicon and First Metal Interconnect in a One Micron CMOS Process"; V-MIC Confer.; 6/88; pp. 72-79.
Nishida et al.; "Multilevel Interconnection for Half-Micron ULSI's"; V-MIC Conference; 6/1988; pp. 19-25.

Affiliated with

Also associated with

Rating

Semiconductor planarization process for submicron devices does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor planarization process for submicron devices, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor planarization process for submicron devices will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-618176