Wave transmission lines and networks – Automatically controlled systems – With control of equalizer and/or delay network
Patent
1988-04-08
1990-01-02
James, Andrew J.
Wave transmission lines and networks
Automatically controlled systems
With control of equalizer and/or delay network
357 65, 357 81, 357 22, 357 79, 357 74, 357 80, 333 12, 333246, 361400, H01L 2348, H01L 2944
Patent
active
048916862
ABSTRACT:
Packaging techniques are described which provide electrical, thermal, and mechanical advantages. A low-profile semiconductor package is described in which the leads are flat and are present in the same plane. The leads are arranged and positioned in order to eliminate inductance. A semiconductor die is secured to a ceramic substrate, and a plurality of bond wires are secured between the pads on the die and the leads of the package.
REFERENCES:
patent: 3886505 (1975-05-01), Jacobson
patent: 3893159 (1975-07-01), Martin
patent: 3911327 (1975-10-01), Murani et al.
patent: 3959577 (1976-05-01), Frink
patent: 3969752 (1976-07-01), Martin et al.
patent: 4042952 (1977-08-01), Kraybill
patent: 4159483 (1979-06-01), Bettin
patent: 4168507 (1979-09-01), Yester, Jr.
patent: 4200880 (1980-04-01), Frey
patent: 4460880 (1984-07-01), Turner
patent: 4489121 (1985-02-01), Breedis et al.
patent: 4600907 (1986-07-01), Grellman et al.
patent: 4605915 (1986-08-01), Marshall et al.
patent: 4677458 (1987-06-01), Morris
Directed Energy, Inc.
Edmundson Dean P.
Jackson, Jr. Jerome
James Andrew J.
LandOfFree
Semiconductor packaging with ground plane conductor arrangement does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor packaging with ground plane conductor arrangement, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor packaging with ground plane conductor arrangement will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1386689