Semiconductor device manufacturing: process – Packaging or treatment of packaged semiconductor – Assembly of plural semiconductive substrates each possessing...
Reexamination Certificate
2011-04-19
2011-04-19
Richards, N Drew (Department: 2895)
Semiconductor device manufacturing: process
Packaging or treatment of packaged semiconductor
Assembly of plural semiconductive substrates each possessing...
C438S106000, C438S107000, C438S108000, C438S110000, C257S686000, C257S698000, C257S723000, C257S738000, C257S724000
Reexamination Certificate
active
07927919
ABSTRACT:
A semiconductor packaging method without an interposer is revealed. A mother chip is a two-layer structure consisting of a semiconductor layer and an organic layer where a redistribution layer is embedded into the organic layer with a plurality of first terminals and a plurality of second terminals disposed on the redistribution layer and exposed from the organic layer. The mother chip is flip-chip mounted on the substrate. The active surface of the daughter chip is in contact with the organic layer with the bonding pads of the daughter chip bonded to the first terminals. Furthermore, a plurality of electrically connecting components electrically connect the second terminals to the substrate. In the multi-chip stacked package, the interposer can be eliminated with a thinner overall package thickness as well as controlled package warpage.
REFERENCES:
patent: 5973403 (1999-10-01), Wark
patent: 6300158 (2001-10-01), Simburger et al.
patent: 6303992 (2001-10-01), Van Pham et al.
patent: 6365978 (2002-04-01), Ibnabdeljalil et al.
patent: 6483098 (2002-11-01), Kato et al.
patent: 6498053 (2002-12-01), Mastromatteo et al.
patent: 6528408 (2003-03-01), Kinsman
patent: 6555917 (2003-04-01), Heo
patent: 6853058 (2005-02-01), Cobbley
patent: 6889429 (2005-05-01), Celaya et al.
patent: 7005321 (2006-02-01), Chee
patent: 7005747 (2006-02-01), Koizumi
patent: 7015570 (2006-03-01), Emma et al.
patent: 7067352 (2006-06-01), Scheid
patent: 7183652 (2007-02-01), Waidhas et al.
patent: 7218005 (2007-05-01), Tago
patent: 7235859 (2007-06-01), Brintzinger et al.
patent: 7239020 (2007-07-01), Morkner
patent: 7242082 (2007-07-01), Eide
patent: 7355273 (2008-04-01), Jackson et al.
patent: 7413929 (2008-08-01), Lee et al.
patent: 7462930 (2008-12-01), Lee et al.
patent: 7742313 (2010-06-01), Heng et al.
patent: 7768115 (2010-08-01), Lee et al.
patent: 2002/0076919 (2002-06-01), Peters et al.
patent: 2002/0119600 (2002-08-01), Pierce
patent: 2003/0057539 (2003-03-01), Koopmans
patent: 2003/0089868 (2003-05-01), Ito et al.
patent: 2003/0219969 (2003-11-01), Saito et al.
patent: 2004/0012080 (2004-01-01), Hedler et al.
patent: 2004/0032013 (2004-02-01), Cobbley et al.
patent: 2004/0033673 (2004-02-01), Cobbley et al.
patent: 2004/0124539 (2004-07-01), Yang et al.
patent: 2004/0150979 (2004-08-01), Lambertini et al.
patent: 2004/0155328 (2004-08-01), Kline
patent: 2004/0159954 (2004-08-01), Hetzel et al.
patent: 2005/0082669 (2005-04-01), Saijo et al.
patent: 2005/0133935 (2005-06-01), Vasishta et al.
patent: 2005/0156304 (2005-07-01), Furuyama et al.
patent: 2005/0218509 (2005-10-01), Kipnis et al.
patent: 2005/0221598 (2005-10-01), Lu et al.
patent: 2005/0231626 (2005-10-01), Tuttle et al.
patent: 2005/0258506 (2005-11-01), Brintzinger et al.
patent: 2006/0005384 (2006-01-01), Hung et al.
patent: 2006/0170098 (2006-08-01), Hsu
patent: 2006/0223226 (2006-10-01), Guzek et al.
patent: 2006/0237713 (2006-10-01), Lee et al.
patent: 2007/0069389 (2007-03-01), Wollanke et al.
patent: 2007/0114647 (2007-05-01), Hsu
patent: 2007/0284723 (2007-12-01), Kim
patent: 2008/0036083 (2008-02-01), Sawada et al.
patent: 2008/0096310 (2008-04-01), Modi et al.
patent: 2008/0160671 (2008-07-01), Liang et al.
patent: 2008/0315415 (2008-12-01), Ino
patent: 2009/0001549 (2009-01-01), Park et al.
patent: 2009/0021974 (2009-01-01), Nonomura et al.
patent: 2009/0079065 (2009-03-01), Furgut et al.
patent: 2009/0258459 (2009-10-01), Gerber et al.
patent: 2010/0013101 (2010-01-01), Hedler et al.
patent: 2010/0117242 (2010-05-01), Miller et al.
Fan Wen-Jeng
Fang Li-Chih
Iwata Ronald Takao
Muncy Geissler Olds & Lowe, PLLC
Powertech Technology Inc.
Richards N Drew
Singal Ankush k
LandOfFree
Semiconductor packaging method to save interposer does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor packaging method to save interposer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor packaging method to save interposer will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2710668