Active solid-state devices (e.g. – transistors – solid-state diode – Housing or package – Insulating material
Reexamination Certificate
2007-12-28
2011-10-11
Dickey, Thomas L (Department: 2893)
Active solid-state devices (e.g., transistors, solid-state diode
Housing or package
Insulating material
C257SE23172, C257SE21002, C438S780000
Reexamination Certificate
active
08035220
ABSTRACT:
Embodiments of the invention relate to a semiconductor module and to a method for manufacturing a semiconductor module. In an embodiment of the invention, a semiconductor module for mounting to a board may include at least an integrated circuit having connections on at least one side of the integrated circuit, and at least a first layer which is applied to the side of the integrated circuit having the connections, wherein the free surface of the first layer facing away from the integrated circuit has a thermo-mechanical linear expansion in the in-plane direction of the surface which corresponds to the thermo-mechanical linear expansion of the board to which the semiconductor module is to be mounted.
REFERENCES:
patent: 6194788 (2001-02-01), Gilleo et al.
patent: 6323436 (2001-11-01), Hedrick et al.
patent: 6329603 (2001-12-01), Japp et al.
patent: 6399426 (2002-06-01), Capote et al.
patent: 6722031 (2004-04-01), Japp et al.
patent: 7109061 (2006-09-01), Crane et al.
patent: 7221059 (2007-05-01), Farnworth et al.
patent: 7382060 (2008-06-01), Farnworth et al.
patent: 7417325 (2008-08-01), Farnworth et al.
patent: 2001/0003058 (2001-06-01), Gilleo et al.
patent: 2002/0024138 (2002-02-01), Shimoto et al.
patent: 2002/0031868 (2002-03-01), Capote et al.
patent: 2002/0050402 (2002-05-01), Japp et al.
patent: 2002/0089067 (2002-07-01), Crane et al.
patent: 2005/0135067 (2005-06-01), Park et al.
patent: 2005/0181540 (2005-08-01), Farnworth et al.
patent: 2005/0200028 (2005-09-01), Farnworth et al.
patent: 2005/0238967 (2005-10-01), Rogers et al.
patent: 2006/0003569 (2006-01-01), Farnworth et al.
patent: 2006/0037359 (2006-02-01), Stinespring
patent: 2006/0118953 (2006-06-01), Farnworth et al.
patent: 2006/0183349 (2006-08-01), Farnworth et al.
patent: 2007/0020916 (2007-01-01), Farnworth
patent: 10 2004 056 534 (2006-06-01), None
patent: 20010045280 (2001-06-01), None
patent: 20010105641 (2001-11-01), None
patent: WO 2006/056153 (2006-06-01), None
Doi. Hiroaki, Semiconductor Package, Nov. 20, 1991, JP 403290952A (japanese patent No.).
Hedler Harry
Rzepka Sven
Dickey Thomas L
Qimonda AG
Yushin Nikolay
LandOfFree
Semiconductor packaging device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor packaging device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor packaging device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4263418