Active solid-state devices (e.g. – transistors – solid-state diode – Lead frame – With dam or vent for encapsulant
Reexamination Certificate
2001-03-19
2002-11-26
Thomas, Tom (Department: 2811)
Active solid-state devices (e.g., transistors, solid-state diode
Lead frame
With dam or vent for encapsulant
C257S666000, C257S669000, C257S787000, C257S737000, C257S780000, C257S738000, C257S701000, C257S713000
Reexamination Certificate
active
06486537
ABSTRACT:
BACKGROUND
1. Field of the Invention
The present invention relates to a semiconductor package and a method for fabricating a semiconductor package.
2. Description of the Related Art
A typical ball grid array (BGA) semiconductor package includes a semiconductor chip mounted on an upper surface of an insulative, printed circuit board substrate. The substrate may be made of a glass fiber filled organic laminate, such as FR4 board, FR5 board, or BT board, and has interconnected, conductive circuit patterns on upper and lower surfaces thereof. A hardened encapsulant material covers the chip, the upper surface of the substrate, and electrical conductors, such as bond wires, that extend between the chip and the circuit patterns on the upper surface of the substrate. Conductive balls or other input/output terminals are formed on the circuit patterns of the lower surface of the substrate.
Consistent with a trend toward smaller and thinner packages, the semiconductor chip is sometimes mounted within a central aperture of the substrate. The chip is supported in the aperture by the hardened encapsulant material. One difficulty with such a package, however, is warpage of the substrate due in part to temperature cycling during the manufacturing process and differences in the thermal expansion properties of the various materials of the package, e.g., differences in the thermal expansion properties of the substrate and encapsulant material. The warpage is particularly manifest at the corners of the package. Where the package substrate is warped, the conductive balls or other input/output terminals on the lower surface of the substrate are uneven. This causes difficulty when mounting the package on a motherboard. The magnitude of the warpage tends to increase as package size increases, and thus tends to impose an upper limit on the package size.
SUMMARY OF THE INVENTION
The present invention includes, among other things, a substrate for a semiconductor package that is resistant to the warpage problem mentioned above, a method of making such a package, and a circuit board strip for making a plurality of the packages in a parallel process.
For example, one embodiment of a semiconductor package in accordance with the present invention includes a semiconductor chip attached to a circuit board. For instance, the chip may be provided within a central aperture of the circuit board, and held therein by hardened encapsulant material. Circuit patterns are provided on one or both of two opposing major surfaces of the circuit board. The chip is electrically connected to the circuit patterns of one of the surfaces through bond wires, leads, or the like. The circuit patterns of at least one of the surfaces include input/output terminals for the package, which are in electrical communication through the various package elements to the chip. The terminals may include conductive balls, as in a BGA package, or exposed lands, as in a land grid array (LGA) package, among other possibilities. The encapsulating material covers the chip and the electrical connections. The circuit board further includes at least one lateral slot through the circuit board. The slot(s) may extend inward from an outer peripheral wall of the circuit board or, in the case where the circuit board includes a central aperture, may extend outward from the central aperture, or both. The one or more slots act to relieve stresses in the circuit board that are otherwise manifested in warpage. Such stresses can result from temperature cycling typically during the manufacturing process, the encapsulation process, and/or differing thermal expansion properties of the various materials of the package. Accordingly, the packages of the present invention exhibit little or no such warpage, and hence may be more easily and reliably mounted on a mother board, even where a plurality of the packages are stacked one on top of the other.
These and other aspects, features, and capabilities of the present invention will be clear from a reading of the following detailed description of the exemplary embodiments and the accompanying drawings.
REFERENCES:
patent: 4530152 (1985-07-01), Roche et al.
patent: 4707724 (1987-11-01), Suzuki et al.
patent: 4756080 (1988-07-01), Thorp, Jr. et al.
patent: 5157480 (1992-10-01), McShane et al.
patent: 5200362 (1993-04-01), Lin et al.
patent: 5273938 (1993-12-01), Lin et al.
patent: 5474958 (1995-12-01), Djennas et al.
patent: 5604376 (1997-02-01), Hamburgen et al.
patent: 5620928 (1997-04-01), Lee et al.
patent: 5652185 (1997-07-01), Lee
patent: 5835355 (1998-11-01), Dordi
patent: 5859471 (1999-01-01), Kuraishi et al.
patent: 5866949 (1999-02-01), Schueller
patent: 5894108 (1999-04-01), Mostafazadeh et al.
patent: 5903052 (1999-05-01), Chen et al.
patent: 6013948 (2000-01-01), Akram et al.
patent: 6034423 (2000-03-01), Mostafazadeh et al.
patent: 6034427 (2000-03-01), Lan et al.
patent: 6060778 (2000-05-01), Jeong et al.
patent: 6081037 (2000-06-01), Lee et al.
patent: 6099677 (2000-08-01), Logothetis et al.
patent: 6107689 (2000-08-01), Kozono
patent: 6122171 (2000-09-01), Akram et al.
patent: 6127833 (2000-10-01), Wu et al.
patent: 6172419 (2001-01-01), Kinsman
patent: 6303998 (2001-10-01), Murayama
Amkor Technology Inc.
Parekh Nitin
Parsons James E.
Skjerven Morrill LLP
Thomas Tom
LandOfFree
Semiconductor package with warpage resistant substrate does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor package with warpage resistant substrate, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor package with warpage resistant substrate will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2927271