Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Chip mounted on chip
Reexamination Certificate
2000-06-02
2003-03-11
Paladini, Albert W. (Department: 2827)
Active solid-state devices (e.g., transistors, solid-state diode
Combined with electrical contact or lead
Chip mounted on chip
C257S779000, C257S686000, C257S780000, C257S784000
Reexamination Certificate
active
06531784
ABSTRACT:
BACKGROUND
1. Field of the Invention
This invention generally relates to semiconductor packages, and in particular, to semiconductor packages having spacer strips that enable one or more semiconductor dies having central terminal pads thereon to be stacked on top of one another and reliably wire bonded to an associated substrate.
2. Description of the Related Art
A typical semiconductor package includes a connective substrate, such as a lead frame or a laminate, that has a semiconductor die, or “microchip,” mounted on a surface thereof and electrically connected to the substrate by, e.g., a plurality of fine conductive wires that bond at opposite ends to input/output terminal pads on the tops of the die and the substrate, respectively.
Some dies, such as memory chips, have their terminal pads located in a central portion of the die's active surface, as opposed to at their peripheral edges. Wire bonding of these types of dies can be more problematical because the wires must traverse not only the vertical distance from the edges of the die to the substrate, but also a greater horizontal distance from the edges of the die to the centrally located terminal pads thereon. This increase in the distance traversed by the wires increases the possibility that one or more of the wires may contact the surface of the die and/or each other, and thereby short out. This problem is exacerbated if another die is stacked on top of the first die, as is sometimes done to increase package component density. The problem then becomes one of preventing the wires from shorting to the second die, as well as to the first die and each other.
A need therefore exists in the industry for a semiconductor package incorporating an apparatus that enables one or more semiconductor dies having central terminal pads thereon to be stacked on top of one another in the package and reliably wire bonded to an associated substrate without shorting of the bonding wires to the die(s) and/or each other.
SUMMARY OF THE INVENTION
This invention provides a semiconductor package incorporating “spacer strips” that enable one or more semiconductor dies having central terminal pads to be stacked on top of one another within the package and reliably wire bonded to an associated substrate without shorting of the bonded wires.
The novel package includes a connective substrate having top and bottom surfaces. The bottom surface of a first semiconductor die is attached to the top surface of the substrate. The die has a top surface with a plurality of terminal pads formed on a central portion thereof.
A first pair of spacer strips is mounted on the top surface of the die at its opposite edges such that they straddle the central terminal pads on the die. Each of the spacer strips comprises a flat, elongated strip of an insulative material having a top surface, an opposite bottom surface that is attached to the top surface of the die, and a thickness between the top and bottom surfaces.
The die is electrically connected to the substrate by a plurality of fine conductive wires. In one embodiment, each of the wires has a first end bonded to a corresponding central terminal pad on the die, a second end bonded to a corresponding terminal pad on the first surface of the substrate, and an intermediate portion between the first and second ends that passes transversely across the first surface of a corresponding one of the spacer strips. The spacer strips have spaced transverse grooves in their top surfaces that captivate the intermediate portion of each individual wire, thereby redistributing the wires and isolating them from the die and from each other.
In another embodiment, the spacer strips have spaced bonding pads on their top surfaces. Each of the wires has a first end bonded to a corresponding central terminal pad on the die, a second end bonded to a corresponding terminal pad on the first surface of the substrate, and an intermediate portion between the first and second ends that is bonded to a corresponding one of the bonding pads on a corresponding one of the spacer strips.
In yet another embodiment, the conductive wires comprise associated pairs of wires. A first wire in each pair has a first end bonded to a corresponding terminal pad on the die and a second end bonded to a corresponding bonding pad on a corresponding spacer strip. A second wire in each pair has a first end bonded to a corresponding terminal pad on the substrate and a second end bonded to the same bonding pad on the spacer strip to which the second end of the first wire in the pair is bonded.
A second die can be mounted directly on top of the spacer strips on the first die. Alternatively, a second pair of spacer strips can be mounted on the bottom surface of the second die before it is mounted on top of the first die. Each of the strips in the second pair of spacer strips is positioned in facing opposition to a respective one the strips in the first pair of spacer strips on the first die. The strips cooperate to space the second die above the first die at a controlled distance and prevent the second die from contacting the bonding wires on the first die.
A better understanding of the above and other features and advantages of the present invention may be had from the detailed description below of certain exemplary embodiments thereof, particularly if such consideration is made in conjunction with the several views of the associated drawings.
REFERENCES:
patent: 3851221 (1974-11-01), Beaulieu et al.
patent: 4103318 (1978-07-01), Schwede
patent: 4361261 (1982-11-01), Elles et al.
patent: 4444349 (1984-04-01), Bilane et al.
patent: 4586642 (1986-05-01), Dreibelbis et al.
patent: 4730232 (1988-03-01), Lindberg
patent: 4763188 (1988-08-01), Johnson
patent: 4982265 (1991-01-01), Watanabe et al.
patent: 5012323 (1991-04-01), Farnworth
patent: 5025306 (1991-06-01), Johnson et al.
patent: 5040052 (1991-08-01), McDavid
patent: 5140404 (1992-08-01), Fogal et al.
patent: 5168368 (1992-12-01), Gow, III et al.
patent: 5172215 (1992-12-01), Kobayashi et al.
patent: 5176311 (1993-01-01), Levine et al.
patent: 5177032 (1993-01-01), Fogal et al.
patent: 5291060 (1994-03-01), Shimizu et al.
patent: 5291061 (1994-03-01), Ball
patent: 5323060 (1994-06-01), Fogal et al.
patent: 5334875 (1994-08-01), Sugano et al.
patent: 5384689 (1995-01-01), Shen
patent: 5432729 (1995-07-01), Carson et al.
patent: 5495398 (1996-02-01), Takiar et al.
patent: 5498901 (1996-03-01), Chillara et al.
patent: 5502289 (1996-03-01), Takiar et al.
patent: 5620928 (1997-04-01), Lee et al.
patent: 5682062 (1997-10-01), Gaul
patent: 5714405 (1998-02-01), Tsubosaki et al.
patent: 5715147 (1998-02-01), Nagano
patent: 5721452 (1998-02-01), Fogal et al.
patent: 5739581 (1998-04-01), Chillara et al.
patent: 5804874 (1998-09-01), An et al.
patent: 5815372 (1998-09-01), Gallas
patent: 5872025 (1999-02-01), Cronin et al.
patent: 5886412 (1999-03-01), Fogal et al.
patent: 5989982 (1999-11-01), Yoshikazu
patent: 6005778 (1999-12-01), Spielberger et al.
patent: 6013948 (2000-01-01), Akram et al.
patent: 6030855 (2000-02-01), Bertin et al.
patent: RE36613 (2000-03-01), Ball
patent: 6033931 (2000-03-01), Hoffman et al.
patent: 6051886 (2000-04-01), Fogal et al.
patent: 6057598 (2000-05-01), Payne et al.
patent: 61059562 (1986-03-01), None
patent: 61117858 (1986-06-01), None
patent: 62119952 (1987-06-01), None
patent: 62126661 (1987-06-01), None
patent: 62142341 (1987-06-01), None
patent: 63128736 (1988-06-01), None
patent: 63211663 (1988-09-01), None
patent: 63244654 (1988-10-01), None
patent: 01099248 (1989-04-01), None
patent: 04028260 (1992-01-01), None
patent: 4056262 (1992-02-01), None
patent: 04056262 (1992-02-01), None
patent: 404359461 (1992-12-01), None
patent: 62126661 (1997-06-01), None
patent: Hei 10-56470 (1998-09-01), None
Tummala, Rao R., et al., “Microelectronics Packaging Handbook,” 1989, pp. 391-402.
DiCaprio Vincent
Ramakrishna Kambhampati
Shim Il Kwon
Amkor Technology Inc.
Paladini Albert W.
Parsons James E.
Skjerven Morrill LLP
Thai Luan
LandOfFree
Semiconductor package with spacer strips does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor package with spacer strips, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor package with spacer strips will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3006215