Semiconductor device manufacturing: process – Packaging or treatment of packaged semiconductor
Reexamination Certificate
2000-05-01
2001-07-10
Smith, Matthew (Department: 2825)
Semiconductor device manufacturing: process
Packaging or treatment of packaged semiconductor
C438S122000, C438S124000, C438S112000, C438S119000, C438S126000, C438S121000
Reexamination Certificate
active
06258624
ABSTRACT:
FIELD OF THE INVENTION
This invention relates generally to semiconductor packaging and specifically to a method for fabricating plastic semiconductor packages with reduced package bow.
BACKGROUND OF THE INVENTION
A conventional plastic semiconductor package includes a semiconductor die encapsulated in a molded plastic package body. The package body rigidifies and protects the die from the environment. A plastic semiconductor package also includes a metal leadframe wire bonded to bond pads on the die. An adhesive member, such as polyimide tape, or alternately an adhesive layer on the lead frame, attaches the die to the leadframe. The leadframe forms terminal leads for the package and provides internal signal, power and ground paths through the package body to the die.
One aspect of a plastic semiconductor package is that the molded plastic body, the die, the leadframe and the adhesive tape comprise different materials, having different coefficients of thermal expansion (CTE). Because of the different coefficients of thermal expansion, thermo-mechanical stresses are generated within the package as the package is subjected to a temperature change. These stresses are particularly large during manufacture, as the package body cools from a relatively high molding temperature (e.g., 183° C.) to room temperature (e.g., 25° C.).
One problem that results from these thermo-mechanical stresses is referred to as “package bow” or “package warpage”.
FIGS. 1A-1C
illustrate different types of package bow, or warpage, in plastic semiconductor packages. In
FIG. 1A
, a semiconductor package
10
A includes a package body
12
A and a plurality of terminal leads
14
A extending from the body
12
A on opposed longitudinal sides thereof. The package
10
A has undergone a negative bow and has the profile of a “frown”. Specifically, the package body
12
A has bowed with respect to a theoretical flat profile FP by a warp distance X, which by convention is designated (−). In addition, some of the terminal leads
14
A at the center of the package
10
A are offset from a theoretical planar reference plane RP by an offset distance of Y.
In
FIG. 1B
, a semiconductor package
10
B includes a package body
12
B which has undergone a positive bow, and has the profile of a “smile”. Specifically, the package body
12
B has bowed with respect to the theoretical flat profile FP by the warp distance X, which by convention is designated (+). In addition, some of the terminal leads
14
B at the ends of the package
10
B are offset from the theoretical planar reference plane RP by the offset distance Y.
In
FIG. 1C
, a semiconductor package
10
C includes a package body
12
C which has undergone both negative and positive warp distances X, and has an “undulating” profile. In addition, some of the terminal leads
14
C in the center of the package
10
C, as well as some of the terminal leads
14
C at an end of the package
10
C, are offset from the theoretical reference plane RP by the offset distance Y.
In each of the packages
10
A,
10
B,
10
C, the package bow has been illustrated as occurring along a longitudinal axis of the package. However, package bow can occur along any axis (e.g., lateral axis, diagonal axis) of the package
10
A,
10
B,
10
C. Still further, package bow can be evaluated at any point on the package
10
A,
10
B,
10
C. For example, one method for evaluating package bow is to measure the warp distance X at many different points on a major surface (e.g., top surface or bottom surface) of the package
10
A,
10
B,
10
C. These measurements can be made using a surface laser profiler, a surface roughness meter, or with other conventional instruments known in the art.
Package bow can also be defined by a “warp factor”. SEMI (Semiconductor Equipment and Materials International) defines the warp factor as the warp distance X in mils divided by the length of the package in inches (i.e., WF=X(mils)/L(inches). SEMI standards (SEMI G37-88) for plastic molded small outline packages specify an acceptable warp factor as being 2.5 or less. SEMI standards (SEMI G37-88) also define package warpage as any non-linear dimensional change from the mold cavity characteristic.
One problem resulting from package bow is that the terminal leads
14
A,
14
B,
14
C of the package are no longer co-planar. Without co-planar terminal leads
14
A,
14
B,
14
C, surface mounting of the package
10
A,
10
B,
10
C to a supporting substrate, such as a circuit board, can be difficult. SEMI standards (SEMI G37-88) for plastic molded small outline packages specify that lead co-planarity, measured in a vertical direction, must be within 3 mils (i.e., Y<3 mils). For making planarity measurements, the reference plane RP can be defined by the three lowest terminal leads
14
A,
14
B,
14
C from the bottom of the package
10
A,
10
B,
10
C. In addition to affecting lead planarity, in lead on chip packages (LOC), package bow can adversely affect the planarity of the lead fingers on the leadframe, and the adhesive bonds to the die.
Also with package bow, once the package is surface mounted to the supporting substrate, additional stresses are generated at the soldered connections between the terminal leads
14
A,
14
B,
14
C and the supporting substrate. These stresses can cause solder joint failure, and can decrease the lifetime of the package
10
A,
10
B,
10
C. Package bow can also cause problems during handling of the packages
10
A,
10
B,
10
C by automated pick and place equipment, which requires planar surfaces for suction cups to operate properly.
Package bow is particularly troublesome in thin packages, such as thin small outline packages (TSOP). In addition, package bow has become more of a problem due to decreases in the thicknesses of semiconductor dice. Conventional semiconductor dice, for example, have recently decreased in thickness from about 28 mils to about 14 mils. At the same time the peripheral outline, or “footprint”, of the dice is also smaller, such that the ratio of the package footprint to the die footprint is large. The thinner, smaller dice are more likely to bow in a package, and are less likely to provide a rigidifying structure in the package capable of resisting thermo-mechanical stresses.
In view of the foregoing, improved plastic semiconductor packages able to resist bowing, and improved methods for fabricating plastic semiconductor package with reduced bowing, are needed in the art.
SUMMARY OF THE INVENTION
In accordance with the present invention, a bow resistant plastic semiconductor package is provided. Also provided are a method for fabricating plastic semiconductor packages with reduced package bow, and improved electronic assemblies fabricated using the plastic semiconductor package.
The plastic semiconductor package includes a die, a leadframe segment attached to the die, and a package body comprising a molding compound encapsulating the die and the leadframe segment. In an illustrative embodiment, the package has the configuration of a thin small outline package (TSOP) having terminal leads in a gull wing configuration. Also in the illustrative embodiment, the leadframe segment and the die have a LOC (lead-on-chip) configuration, and an adhesive member attaches the die to lead fingers on the leadframe segment. In addition, wire bonds are formed between bond pads on the die, and the lead fingers on the leadframe segment, to provide electrical paths there between.
The leadframe segment also includes volume equalizing members configured to displace the molding compound of the plastic body, and to substantially equalize the volumes of molding compound on either side of a package center line, and on either side of the leadframe segment. With this configuration, the magnitude of thermo-mechanical stresses developed as the molding compound undergoes shrinkage during cooling are decreased. The package body is therefore less likely to bow, and cause the terminal leads and the lead fingers to become non-planar.
In the illustrative embodiment, the volume equalizing members compris
Anya Iguse U.
Gratton Stephen A.
Micro)n Technology, Inc.
Smith Matthew
LandOfFree
Semiconductor package having downset leadframe for reducing... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor package having downset leadframe for reducing..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor package having downset leadframe for reducing... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2453294