Metal working – Method of mechanical manufacture – Electrical device making
Reexamination Certificate
2005-02-08
2005-02-08
Zarneke, David (Department: 2829)
Metal working
Method of mechanical manufacture
Electrical device making
C361S782000, C361S783000
Reexamination Certificate
active
06851183
ABSTRACT:
A semiconductor package assembly and method for electrically isolating modules, having a capacitor within the semiconductor package assembly. The package assembly and method are suitable for electrically isolating modules according to IEEE 1394.
REFERENCES:
patent: 5027253 (1991-06-01), Lauffer et al.
patent: 5068708 (1991-11-01), Newman
patent: 5975958 (1999-11-01), Weidler
patent: 6023202 (2000-02-01), Hill
patent: 6109971 (2000-08-01), Vadlakonda
patent: 6124756 (2000-09-01), Yaklin et al.
patent: 6147542 (2000-11-01), Yaklin
patent: 6249171 (2001-06-01), Yaklin et al.
IBM Technical Disclosure Bulletin, “Clipped Decoupled Twin-Carrier Module for IC Memory Chips”, Jan. 1, 1985, p. No. 4857-4858.*
IBM Technical Disclosure Bulletin, “Decoupling Capacitor Structure to Reduce FET Output Driver Switching Noise”, Dec. 1, 1987, p. 167-168.*
Al-sarawi, Said F.. “Wire Bonded Stacked Chips.” Centre for High Performance Integrated Technologies and Systems (CHIPTEC), Mar., 1997, obtained from website “http://www.eleceng.adelaide.edu.au/Personal/alsarawi/Packaging
ode35,” Jan. 25. 2002, pp. 1-2.
Al-sarawi, Said F., “Blind Castellation Interconnection.” Centre for High Performance Integrated Technologies and Systems (CHIPTEC), Mar., 1997, obtained from website “http://www.eleceng.adclaide.edu.au/Personal/alsarawi/Packaging
ode44.” Jan. 25, 2002, p. 1.
Al-sarawi, Said F., “SiIicon Efficiency.” Centre for High Performance Integrated Technologies and Systems (CHIPTEC), Mar., 1997, obtained from website “http://www.eIeceng.adeIaide.edu.au/Personal/aIsarawi/Packaging
ode20,” Jan. 25, 2002, pp. 1-2.
Al-sarawi, Said F., “Delay,” Centre for High Performance Integrated Technologies and Systems (CHIPTEC), Mar., 1997, obtained from website http://www.eleceng.adelaide.edu.au/ Personal/alsarawi/Packaging
ode22. Jan. 25. 2002, p. 1.
Al-sarawi, Said F., “Noise,” Centre for High Pcrforrnance Integrated Technologies and Systems (CHIPTEC), Mar., 1997, obtained from website http://www.eleceng.adelaide. edu.au/Personal/alsarawi/Packaging
ode23, Jan. 25. 2002, p. 1.
Al-sarawi, Said F., “Power Consumption,” Centre for High Performance Integrated Technologies and Systems (CHIPTEC), Mar., 1997, obtained from website http://www.eleceng. adelaide.edu.au/Personal/alsarawi/Packaging
ode24. Jan. 25. 2002, p. 1.
Al-sarawi, Said F., “Speed,” Centre for High Performance Integrated Technologies and Systems (CHIPTEC), Mar., 1997, obtained from website “http://www.eleceng.adelaide.edu.au/Personal/alsarawi/Packaging
ode25,” Jan. 25. 2002, p. 1.
Al-sarawi, Said F., “Interconnect Capacity,” Centre for High Performance Integrated Technologies and Systems (CHIPTEC), Mar., 1997, obtained from website “http://www.eleceng.adelaide.edu.au/Personal/alsarawi/Packaging
ode26,” Jan. 25, 2002, pp. 1-2.
Al-sarawi, Said F., “lnterconnection Capacity Between Packaging Levels,” Centre for High Performance Integrated Technologies and Systems (CHIPTEC), Mar., 1997, obtained from website “http://www.eleceng.adelaide.edu.au/Personal/falsarawi/Packaging
ode27,” Jan. 25, 2002, p. 1.
Al-sarawi, Said F., “Stacked Tape Carrier.” Centre for High Performance Integrated Technologies and Systems (CHIPTEC), Mar., 1997, obtained from website http://www.eleceng.adelaide.edu.au/Personal/alsarawi/Packaging
ode30, Jan. 25. 2002, p. 1.
Al-sarawi, Said F., “Solder Edge Conductors,” Centre for High Performance Integrated Technologies and Systems (CHIPTEC), Mar. 1997, obtained from website http://www.eleceng.adelaide.edu.au/Personal/alsarawi/Packaging
ode 30, Jan. 25, 2002, pp. 1-2.
Al-sarawi, Said F., “Thin Film Conductors on Face-of-a-Cube,” Centre for High Performance Integrated Technologies and Systems (CHIPTEC). Mar., 1997. obtained from website http://www.eleceng.adelaide.edu.au/Personal/alsarawi/Packaging
ode32, Jan. 25, 2002, pp. 1-2.
Al-sarawi, Said F., “An Interconnection Substrate Soldered to the Cube Face,” Centre for High Performance Integrated Technologies and Systems (CHIPTEC), Mar., 1997, obtained from website http://www.eleceng.adelaide.edu.au/PersonaI/alsarawi/Packaging
ode33, Jan. 25, 2002, pp. 1-2.
Al-sarawi, Said F., “Folded Flex Circuits,” Centre for High Performance Integrated Technologies and Systems (CHIPTEC), Mar., 1997, obtained from website http://vvww.eleceng.adelaide.edu.au/Personal/alsarawi/Packaging
ode34, Jan. 25, 2002, p. 1.
Al-sarawi, Said F., “Area Interconnection Between Stacked ICs,” Centre for High Performance Integrated Technologies and Systems (CHIPTEC), Mar., 1997, obtained from website http://www.eleceng.adelaide.edu.au/Personal/alsarawi/Packaging
ode36, Jan. 25, 2002, p. 1.
Al-sarawi, Said F., “Flip-chip Bonded Stacked Chips Without Spacers,” Centre for High Performance Integrated Technologies and Systems (CHIPTEC), Mar., 1997, obtained from website http://www.eleceng.adelaide.edu.au/Personal/alsarawi/Packaging
ode37, Jan. 25, 2002, p. 1.
Al-sarawi, Said F., “Flip-chip Bonded Stacked Chips With Spacers,” Centre for High Performance Integrated Technologies and Systems (CHIPTEC), Mar., 1997, obtained from website http://www.eleceng.adelaide.edu.au/Personal/alsarawi/Packaging
ode38, Jan. 25, 2002, p. 1.
Al-sarawi, Said F., “Microbridge Springs and Thermomigration Vias,” Centre for High Performance Integrated Technologies and Systems (CHIPTEC), Mar., 1997, obtained from website “http://www.eleceng.adelaide.edu.au/Personal/alsarawi/Packaging
ode39,” Jan. 25. 2002, p. I.
Agere Systems—About 1394, “1394—The High-Speed Serial Interface for All the Right Reasons/1394 Driver Support,” obtained from website http://www.agree.cam/1394/about.htm1, Jan. 25, 2002, p. 1.
Press Release Tuesday Oct. 17, 2000, “Lucent Technologies introduces low-power IEEE- 1394A chip for high-speed connection between PCs and consumer electronic devices,” obtained from website http://www.lucent.com/press/1000/00l0l7.mea.html, Jan. 25, 2002, pp. 1-3.
1394 Trade Association: Technology, “1394 Technology,” obtained from website http://www.1394ta.org/Technology/, Jan. 25, 2002, p. 1.
1394 Trade Association: Technology, “An Introduction to the Instrument and Industrial Control Protocol,” obtained at website http://www.1394ta.org/Download/TechnoIogy/iicpPaper2.pdf, Jan. 25, 2002, 6 pages.
Apple Computer, Inc., “Firewire Technology Fact Sheet,” obtained at website “http://a772.g.akamai.net/7/772/51/f7f756ae8e5bf0/www.apple.com/firewire/pdf/FireWireFS-b.pdf”, Mar. 13, 2002, pp. 1-4.
McMunn, Lee James, “The Physical Layer,” obtained at website “http://www.awstevenson.demon.co.uk/SYSNOTES/physic.htm,”Mar. 12, 2002, pp. 1-2.
Willis, P. J., “Communication Protocols,” obtained at website “http://www.maths.bath.ac.uk/˜pjw/NOTES
etworks/chapter2_6.html,”Aug. 17, 2001, p. I.
Willis, P. J., “The OSI Model,” obtained at website “http://www.maths.bath.ac.uk/˜pjw/NOTES
etworks/sections2_6_1.html,” Aug. 17, 2001, p.1.
Willis, P. J., “Physical Layer,” obtained at website “http://www.maths.bath.ac.uk/˜pjw/NOTES
etworks/subsection2_6_1_1.html,” Aug. 17, 2001, p. I.
Willis, P. J., “Data Link Layer,” obtained at website “http://www.maths.bath.ac.uk/˜pjw/NOTES
etworks/subsection2_6_1_2.htmI,” Aug. 1 7, 2001. p.1.
Willis, P. J., “Network Layer,” obtained at website “http://www.maths.bath.ac.uk/˜pjw/NOTES
etworks/subsection2_6_1_3.html,” Aug. 17, 2001, p. 1.
Willis, P. J., “The Physical Layer,” obtained at website “http://www.maths.bath.ac.uk/˜pjw/NOTES
etworks/section2_7&
Bales Tim J.
Quinlan Sion C.
Dorsey & Whitney LLP
Geyer Scott B.
Micro)n Technology, Inc.
Zarneke David
LandOfFree
Semiconductor package assembly and method for electrically... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor package assembly and method for electrically..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor package assembly and method for electrically... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3464850