Semiconductor package

Details Semiconductor package Semiconductor package

2001-03-15

2003-02-11

Wilson, Allan R. (Department: 2815)

Active solid-state devices (e.g., transistors, solid-state diode

Lead frame

With structure for mounting semiconductor chip to lead frame

C257S666000

Reexamination Certificate

active

06518652

ABSTRACT:

BACKGROUND OF THE INVENTION
The present invention relates to a semiconductor package, and more particularly to a semiconductor package comprising Lead on Chip type inner leads and standard type inner leads.
FIG. 16
is a plan view showing a conventional semiconductor package which has been disclosed in Japanese Unexamined Patent Publication No. 10-242373(1998), for example. In
FIG. 16
, a sealing resin of the semiconductor package is illustrated in a two-dotted chain line.
FIG. 17
is a sectional view taken along a line XVII—XVII in FIG.
16
and
FIG. 18
is a sectional view taken along a line XVIII—XVIII in FIG.
16
. In
FIG. 16
, central electrode pads
7
a
are arranged on the center of a upper surface of a semiconductor chip
1
and LOC type inner leads
3
a
are extended to the upper surface of the semiconductor chip
1
. Each central electrode pad
7
a
is electrically connected to a respective LOC type lead
3
a
through a metal wire
4
. Moreover, peripheral electrode pads
7
b
are formed around the upper surface of the semiconductor chip
1
and standard type inner leads
6
a
are arranged on the outside of the outer periphery of the semiconductor chip
1
. Each peripheral electrode pad
7
b
is electrically connected to a respective standard type inner lead
6
a
through the metal wire
4
. The term “a LOC (Lead on Chip) type inner lead” means an inner lead extended to a upper surface of a chip, while “a standard type inner lead” means an inner lead arranged on the outside of the periphery of the chip and not extended to the upper surface.
In a conventional semiconductor package, the LOC type leads
3
are bent and displaced by S in their upper direction and fixed to the semiconductor chip
1
with an adhesive tape or adhesive
2
, as shown in FIG.
17
.
On the other hand, as shown in
FIG. 18
, the standard type inner leads
6
a
are provided on the outside of the outer periphery of the semiconductor chip
1
and on a plane lower, by a bent portion S, than a plane on which the LOC type inner leads
3
a
are formed. Each standard type inner lead
6
a
is electrically connected through the metal wire
4
to the respective electrode pad
7
b
provided on the upper surface of the semiconductor chip
1
. The semiconductor chip
1
, the adhesive
2
, the LOC type inner leads
3
a
, the standard type inner leads
6
a
and the metal wires
4
are sealed with a sealing resin
5
.
In the conventional semiconductor package constituted as described above, since the semiconductor chip
1
is supported with the LOC type leads
3
through the adhesive
2
, a volume ratio of the semiconductor chip
1
to the sealing resin
5
can be enhanced. More specifically, a semiconductor chip having a great size can be sealed in a sealing resin having a small volume. On the other hand, each section shown in
FIGS. 17 and 18
is constituted by only the semiconductor chip and the sealing resin. Therefore, a modulus of section of the semiconductor package as a combined beam is small, thus a stress caused by an outer load increases.
The sealing using a resin is carried out using a mold, and the semiconductor package is pushed out of the mold using eject pins. When eject pin receiving portions
8
of the sealing resin shown in
FIG. 16
are pushed up by the eject pins (not shown) so as to remove the semiconductor package from the mold, stress on the semiconductor chip is increased if the section modulus is reduced. Moreover, since the size of semiconductor chips is being reduced from year to year, resulting in a greater reduction in the sectional modulus and an increasing stress is applied to the semiconductor chip.
Furthermore, the conventional semiconductor package requires a region coated with the adhesive
2
on the upper surface of the semiconductor chip
1
in order to adhere the LOC type leads
3
, and the electrode pads
7
cannot be provided in the region coated with the adhesive
2
. For this reason, the area on the chip
1
for arranging the electrode pads
7
is restricted to the central region (for the central electrode pads
7
a
) and the peripheral regions (for the peripheral electrode pads
7
b
) along shorter sides where the standard type leads
6
are provided. Thus, there has been a drawback in that the region on the upper surface of the semiconductor chip where the electrode pads
7
are to be provided is limited to a small I-shaped region.
Furthermore, since the LOC type leads
3
and the standard type leads
6
are processed down to a working limit, each modulus of section in thickness and width directions is small and a bending rigidity is also small. Moreover, since tips of the LOC type leads
3
and tips of the standard type leads
6
are provided on different planes, they are easily deformed when being taken out of or accommodated in a delivery magazine during a delivery or an inspection at an assembling step.
In the conventional semiconductor package shown in
FIG. 16
, the S bend of LOC type lead
3
must be located at a region in which the leads
3
are arranged rectilinearly, in parallel, in the vicinity of the outer leads
3
b
extending from the sealing resin. If the S bend of the LOC type lead
3
is located at a region in which the leads
3
are arranged obliquely, spacing between tips of the adjacent LOC type inner leads
3
a
easily becomes uneven so that the tips of the adjacent leads come in contact with each other or necessary space cannot be obtained. In the conventional semiconductor package shown in
FIG. 16
, leads
6
on four corners have no bent portion and other leads
3
are bent so that the leads
6
and the leads
3
are not in the same plane. Accordingly, there have been drawbacks in that a high working cost for bending is required and leads must be handled carefully so as not to be deformed.
The structure of the conventional semiconductor package described above is suitable for a simple function semiconductor device incorporating a standardized chip such as an ordinary DRAM or SRAM chip. However, with the above-mentioned conventional structure, a semiconductor chip of high function having a large size and electrode pads distributed and arranged on its whole upper surface, e.g. a chip in which a DRAM cell, a SRAM cell and a peripheral circuit cell are integrated, cannot be constituted as a semiconductor package.
SUMMARY OF THE INVENTION
In order to solve the above-mentioned drawbacks, it is an object of the present invention to provide a semiconductor package which incorporates a high-function semiconductor chip, such as one wherein a DRAM cell, a SRAM cell and a peripheral circuit cell are integrated, having electrode pads distributed and arranged on its whole upper surface.
It is another object of the present invention to provide an inexpensive and high-quality semiconductor package wherein LOC type inner leads and standard type inner leads are arranged on a single plane and electrically connected to electrode pads on a semiconductor chip through metal wires.
Moreover, the semiconductor chip is enlarged through an increase in a memory capacity and an addition of functions. Correspondingly, the outer dimension of a sealing resin is increased. Consequently, when the semiconductor package is to be removed from a mold, a bending moment generated in the central part of the semiconductor package is increased. It is yet another object of the present invention to provide a semiconductor package having a high rigidity which is resistant to the great bending moment, especially the sealing resin is at a high temperature immediately after a sealing step.
In order to achieve the above-mentioned objects, the present invention provides a semiconductor package in which a semiconductor chip, a die pad, a die bond material fling the semiconductor chip on the die pad, LOC type inner leads having their tips extended above the semiconductor chip and metal wires connecting the tips of the LOC type inner leads to electrode pads on the semiconductor chip are sealed with a sealing resin, wherein outer leads formed successively to the inner leads are protruded outwa

Affiliated with

Also associated with

Rating

Semiconductor package does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor package, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor package will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3181322