Semiconductor package

Details Semiconductor package Semiconductor package

1997-04-15

1998-08-04

Thomas, Tom

Active solid-state devices (e.g., transistors, solid-state diode

Lead frame

257676, 257787, H01L 23495

Patent

active

057898030

ABSTRACT:
A method for packaging a semiconductor die includes the steps of; attaching the die to a lead-on-chip (LOC) leadframe; electrically connecting bond pads on the die to lead fingers on the leadframe; forming a glob top on the bond pads and a portion of the lead fingers; and then trimming and forming the lead fingers into leads. The glob top protects the bond pads and leads and secures the leads to the die. In addition, the glob top leaves most of a face of the die exposed. The completed package has a small footprint which matches the peripheral shape of the die. During the packaging process a support structure such as a molded carrier ring can be formed on the leadframe to facilitate handling and testing of the singulated die.

REFERENCES:
patent: 4837184 (1989-06-01), Lin et al.
patent: 4862245 (1989-08-01), Pashby et al.
patent: 4916519 (1990-04-01), Ward
patent: 4994411 (1991-02-01), Naito et al.
patent: 5106784 (1992-04-01), Bednarz
patent: 5114880 (1992-05-01), Lin
patent: 5252853 (1993-10-01), Michii
patent: 5286679 (1994-02-01), Farnworth
patent: 5290735 (1994-03-01), Haley
patent: 5358904 (1994-10-01), Murakami et al.
patent: 5369059 (1994-11-01), Eberlein
patent: 5432127 (1995-07-01), Lamson et al.
patent: 5572066 (1996-11-01), Safai et al.

Affiliated with

Also associated with

Rating

Semiconductor package does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor package, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor package will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1180116