Semiconductor nonvolatile memory trimming technique for...

Static information storage and retrieval – Floating gate – Particular biasing

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C365S185110

Reexamination Certificate

active

07551488

ABSTRACT:
In a semiconductor nonvolatile memory, plural first nonvolatile memory cells are arranged in the memory array. Plural memory areas are arranged in the memory array and have plural second nonvolatile memory cells which store the same predetermined information. A sequence circuit generates a memory address, a latch selection signal, and a control signal at predetermined timings when a power is turned on. A write-read unit writes and reads information to and from the memory array and the memory areas based on the memory address and the control signal. A latch circuit latches the predetermined information, read by the write-read unit, based on the latch selection signal. A selection-drive unit selects the first or second nonvolatile memory cells based on the memory address and the predetermined information latched by the latch circuit, and applies a predetermined voltage to drive the selected first or second nonvolatile memory cells.

REFERENCES:
patent: 6272586 (2001-08-01), Roohparvar et al.
patent: 6477090 (2002-11-01), Yamaki et al.
patent: 6614689 (2003-09-01), Roohparvar
patent: 6751122 (2004-06-01), Kawai et al.
patent: 7085189 (2006-08-01), Horii et al.
patent: 11-017010 (1999-01-01), None
patent: 2002074997 (2002-03-01), None
patent: 2004152413 (2004-05-01), None
patent: 2005190622 (2005-07-01), None
patent: 03073430 (2003-09-01), None

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Semiconductor nonvolatile memory trimming technique for... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor nonvolatile memory trimming technique for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor nonvolatile memory trimming technique for... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4146800

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.