Semiconductor neural network and operating method thereof

Details Semiconductor neural network and operating method thereof Semiconductor neural network and operating method thereof

1990-10-30

1993-04-13

Fleming, Michael R.

Boots, shoes, and leggings

364807, G06F 1518, G06G 760

Patent

active

052029565

ABSTRACT:
A semiconductor neural network includes a coupling matrix having coupling elements arranged in a matrix which couple with specific coupling strengths internal data input lines to internal data output lines. The internal data output lines are divided into groups. The neural network further comprises weighting addition circuits provided corresponding to the groups of the internal data output lines. A weighting addition circuit includes weighing elements for adding weights to signals on the internal data output lines in the corresponding group and outputting the weighted signals, and an addition circuit for outputting a total sum of the outputs of those weighting elements. The internal data output lines are arranged to form pairs and the addition circuit has a first input terminal for receiving one weighting element output of each of the pairs in common, a second input terminal for receiving the other weighting element output of each of the pairs in common, and sense amplifier for differentially amplifying signals at the first and second input terminals. The neural network further includes a circuit for detecting a change time of an input signals, a circuit responsive to an input signal change for equalizing the first and second input terminals for a predetermined period, and a circuit for activating the sense amplifier after the equalization is completed. The information retention capability of each coupling element is set according to the weight of an associated weighting element. This neural network can provide multi-valued expression of coupling strength with fewer coupling elements.

REFERENCES:
patent: 4660166 (1987-04-01), Hopfield
patent: 4807168 (1989-02-01), Moopenn et al.
patent: 4901271 (1990-02-01), Graf
patent: 4982370 (1991-01-01), Matsumoto et al.
patent: 4988891 (1991-01-01), Mashiko
patent: 5004932 (1991-04-01), Nejime
patent: 5021988 (1991-06-01), Mashiko
patent: 5053638 (1991-10-01), Furutani et al.
De Gloria, A., "The VLSI Technology and the Design of Neural Networds", First Italian Workshop Parallel Architectures and Neural Networks, Apr. 1988, pp. 119-127.
Mead et al., Analog VLSI Implementation of Neural Systems, Kluwer Academic Pub., 1989, pp. 135-169.
Schwartz et al., "A Programmable Analog Neural Network Chip," IEEE Jour. Solid State Circuits, Apr. 1989, pp. 688-697.
Treleaven et al., "VLSI Architectures for Neural Networks", IEEE Micro, Dec. 1989, pp. 8-27.
Rossetto et al., "Analog VLSI Synaptic Matrices", IEEE Micro, Dec. 1989, pp. 56-63.
Alspector et al., "Performance of a Stochastic Learning Microchip", Advances in Neural Information Processing Systems I, 1989, pp. 748-760.
Graf et al., "Analog Electronic Neural Network Circuits", IEEE Circuits and Devices Mag., Jul. 1989, pp. 44-55.
"VLSI Implementation of a Neural Network Model", by Hans P. Graf et al, Computer, Mar. 1988, pp. 41-49.
"A Neuromorphic VLSI Learning System", by Joshua Alspector et al, Advanced Research in VLSI, pp. 313-349, 1987.
"A CMOS Associative Memory Chip Based On Neural Network" by H. P. Graf, 87 ISSCC, Digest of Technical Papers, pp. 304-305, Feb. 1987.

Affiliated with

Also associated with

Rating

Semiconductor neural network and operating method thereof does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor neural network and operating method thereof, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor neural network and operating method thereof will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1160943